



## Whitley Intel® Firmware Support Package (FSP) Integration Guide

Tue Jul 20 2021 15:05:26

By using this document, in addition to any agreements you have with Intel, you accept the terms set forth below. You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Do not finalize a design with this information.

The products described in this document may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-548-4725, or go to: <http://www.intel.com/design/literature.htm>

Any software source code reprinted in this document is furnished for informational purposes only and may only be used or copied and no license, express or implied, by estoppel or otherwise, to any of the reprinted source code is granted by this document.

[When the doc contains software source code for a special or limited purpose (such as informational purposes only), use the conditionalized Software Disclaimer tag. Otherwise, use the generic software source code disclaimer from the Legal page and include a copy of the software license or a hyperlink to its permanent location.]

This document contains information on products in the design phase of development. Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. Go to: [http://www.intel.com/products/processor\\_number/](http://www.intel.com/products/processor_number/)

Code Names are only for use by Intel to identify products, platforms, programs, services, etc. ("products") in development by Intel that have not been made commercially available to the public, i.e., announced, launched or shipped. They are never to be used as "commercial" names for products. Also, they are not intended to function as trademarks.

Intel, Intel Atom, [include any Intel trademarks which are used in this document] and the Intel logo are trademarks of Intel Corporation in the U.S. and/or other countries.

\*Other names and brands may be claimed as the property of others.

Copyright ©Intel Corporation. All rights reserved.

---

# Contents

<b>1</b>	<b>Introduction</b>	<b>1</b>
<b>2</b>	<b>Overview</b>	<b>3</b>
<b>3</b>	<b>FSP Integration</b>	<b>5</b>
<b>4</b>	<b>FSP Dispatch Mode</b>	<b>9</b>
4.1	Dispatch Mode Policy Init . . . . .	10
4.2	Dispatch Mode Policy Data Structures . . . . .	10
4.3	FSP Error Information . . . . .	11
4.4	Dispatch Mode Integration . . . . .	11
<b>5</b>	<b>FSP API Mode</b>	<b>13</b>
5.1	FSP APIs . . . . .	13
5.2	Reset Return Codes . . . . .	16
5.3	UPD Porting Guide . . . . .	16
<b>6</b>	<b>Porting Recommendations</b>	<b>17</b>
<b>7</b>	<b>FSP Output</b>	<b>19</b>
<b>8</b>	<b>Todo List</b>	<b>21</b>
<b>9</b>	<b>Deprecated List</b>	<b>23</b>
<b>10</b>	<b>Class Index</b>	<b>25</b>
10.1	Class List . . . . .	25
<b>11</b>	<b>File Index</b>	<b>31</b>
11.1	File List . . . . .	31
<b>12</b>	<b>Class Documentation</b>	<b>33</b>
12.1	_EFI_PEI_MP_SERVICES_PPI Struct Reference . . . . .	33
12.1.1	Detailed Description . . . . .	33
12.2	_LIST_ENTRY Struct Reference . . . . .	33
12.2.1	Detailed Description . . . . .	34

12.3	<a href="#">_MEMORY_POLICY_PPI Struct Reference</a>	34
12.3.1	<a href="#">Detailed Description</a>	35
12.4	<a href="#">_PCH_POLICY Struct Reference</a>	35
12.4.1	<a href="#">Detailed Description</a>	38
12.4.2	<a href="#">Member Data Documentation</a>	38
12.4.2.1	<a href="#">IoApicConfig</a>	38
12.4.2.2	<a href="#">Revision</a>	38
12.4.2.3	<a href="#">SataConfig</a>	43
12.4.2.4	<a href="#">TempMemBaseAddr</a>	43
12.4.2.5	<a href="#">TempPciBusMin</a>	43
12.5	<a href="#">_RAS_IMC_S3_DATA_PPI Struct Reference</a>	43
12.5.1	<a href="#">Detailed Description</a>	44
12.6	<a href="#">_UPI_POLICY_PPI Struct Reference</a>	44
12.6.1	<a href="#">Detailed Description</a>	44
12.6.2	<a href="#">Member Data Documentation</a>	44
12.6.2.1	<a href="#">Revision</a>	45
12.7	<a href="#">AdvMemTestRankData Union Reference</a>	45
12.7.1	<a href="#">Detailed Description</a>	45
12.8	<a href="#">ALL_LANES_EPARAM_LINK_INFO Struct Reference</a>	45
12.8.1	<a href="#">Detailed Description</a>	46
12.9	<a href="#">commonSetup Struct Reference</a>	46
12.9.1	<a href="#">Detailed Description</a>	46
12.9.2	<a href="#">Member Data Documentation</a>	47
12.9.2.1	<a href="#">ddrtXactor</a>	47
12.9.2.2	<a href="#">debugJumper</a>	47
12.9.2.3	<a href="#">maxAddrMem</a>	47
12.9.2.4	<a href="#">options</a>	47
12.9.2.5	<a href="#">serialDebugMsgLvl</a>	47
12.9.2.6	<a href="#">SocketConfig</a>	48
12.10	<a href="#">CPU_POLICY_HOB Struct Reference</a>	48
12.10.1	<a href="#">Detailed Description</a>	49
12.10.2	<a href="#">Member Data Documentation</a>	50
12.10.2.1	<a href="#">flexRatioNext</a>	50
12.11	<a href="#">ddrChannelSetup Struct Reference</a>	50
12.11.1	<a href="#">Detailed Description</a>	50
12.12	<a href="#">ddrDimmSetup Struct Reference</a>	51
12.12.1	<a href="#">Detailed Description</a>	51
12.13	<a href="#">ddrSocketSetup Struct Reference</a>	51
12.13.1	<a href="#">Detailed Description</a>	52
12.14	<a href="#">DMI_HW_WIDTH_CONTROL Struct Reference</a>	52

---

12.14.1 Detailed Description . . . . .	52
12.15EFI_HOB_CPU Struct Reference . . . . .	53
12.15.1 Detailed Description . . . . .	53
12.15.2 Member Data Documentation . . . . .	53
12.15.2.1 Header . . . . .	53
12.16EFI_HOB_FIRMWARE_VOLUME Struct Reference . . . . .	54
12.16.1 Detailed Description . . . . .	54
12.16.2 Member Data Documentation . . . . .	54
12.16.2.1 Header . . . . .	54
12.17EFI_HOB_FIRMWARE_VOLUME2 Struct Reference . . . . .	54
12.17.1 Detailed Description . . . . .	55
12.17.2 Member Data Documentation . . . . .	55
12.17.2.1 Header . . . . .	55
12.18EFI_HOB_FIRMWARE_VOLUME3 Struct Reference . . . . .	56
12.18.1 Detailed Description . . . . .	56
12.18.2 Member Data Documentation . . . . .	56
12.18.2.1 ExtractedFv . . . . .	56
12.18.2.2 FileName . . . . .	57
12.18.2.3 FvName . . . . .	57
12.18.2.4 Header . . . . .	57
12.19EFI_HOB_GENERIC_HEADER Struct Reference . . . . .	57
12.19.1 Detailed Description . . . . .	57
12.20EFI_HOB_GUID_TYPE Struct Reference . . . . .	58
12.20.1 Detailed Description . . . . .	58
12.20.2 Member Data Documentation . . . . .	58
12.20.2.1 Header . . . . .	58
12.21EFI_HOB_HANDOFF_INFO_TABLE Struct Reference . . . . .	58
12.21.1 Detailed Description . . . . .	59
12.21.2 Member Data Documentation . . . . .	59
12.21.2.1 EfiMemoryTop . . . . .	59
12.21.2.2 Header . . . . .	60
12.21.2.3 Version . . . . .	60
12.22EFI_HOB_MEMORY_ALLOCATION Struct Reference . . . . .	60
12.22.1 Detailed Description . . . . .	60
12.22.2 Member Data Documentation . . . . .	61
12.22.2.1 Header . . . . .	61
12.23EFI_HOB_MEMORY_ALLOCATION_BSP_STORE Struct Reference . . . . .	61
12.23.1 Detailed Description . . . . .	61
12.23.2 Member Data Documentation . . . . .	62
12.23.2.1 Header . . . . .	62

---

12.24EFI_HOB_MEMORY_ALLOCATION_HEADER Struct Reference . . . . .	62
12.24.1 Detailed Description . . . . .	63
12.24.2 Member Data Documentation . . . . .	63
12.24.2.1 MemoryBaseAddress . . . . .	63
12.24.2.2 MemoryType . . . . .	63
12.24.2.3 Name . . . . .	63
12.25EFI_HOB_MEMORY_ALLOCATION_MODULE Struct Reference . . . . .	63
12.25.1 Detailed Description . . . . .	64
12.25.2 Member Data Documentation . . . . .	64
12.25.2.1 Header . . . . .	64
12.26EFI_HOB_MEMORY_ALLOCATION_STACK Struct Reference . . . . .	64
12.26.1 Detailed Description . . . . .	65
12.26.2 Member Data Documentation . . . . .	65
12.26.2.1 Header . . . . .	65
12.27EFI_HOB_MEMORY_POOL Struct Reference . . . . .	65
12.27.1 Detailed Description . . . . .	66
12.27.2 Member Data Documentation . . . . .	66
12.27.2.1 Header . . . . .	66
12.28EFI_HOB_RESOURCE_DESCRIPTOR Struct Reference . . . . .	66
12.28.1 Detailed Description . . . . .	67
12.28.2 Member Data Documentation . . . . .	67
12.28.2.1 Header . . . . .	67
12.28.2.2 Owner . . . . .	67
12.29EFI_HOB_UEFI_CAPSULE Struct Reference . . . . .	68
12.29.1 Detailed Description . . . . .	68
12.29.2 Member Data Documentation . . . . .	68
12.29.2.1 BaseAddress . . . . .	68
12.30EFI_IP_ADDRESS Union Reference . . . . .	69
12.30.1 Detailed Description . . . . .	69
12.31EFI_MAC_ADDRESS Struct Reference . . . . .	69
12.31.1 Detailed Description . . . . .	69
12.32EFI_MMIO_DESCRIPTOR Struct Reference . . . . .	70
12.32.1 Detailed Description . . . . .	70
12.32.2 Member Data Documentation . . . . .	70
12.32.2.1 CpuStart . . . . .	70
12.32.2.2 PhysicalStart . . . . .	70
12.32.2.3 RegionState . . . . .	70
12.33EFI_PEI_HOB_POINTERS Union Reference . . . . .	71
12.33.1 Detailed Description . . . . .	71
12.34EFI_TIME Struct Reference . . . . .	71

---

12.34.1 Detailed Description . . . . .	71
12.35FSPM_CONFIG Struct Reference . . . . .	72
12.35.1 Detailed Description . . . . .	76
12.35.2 Member Data Documentation . . . . .	76
12.35.2.1 BoardTypeBitmask . . . . .	76
12.35.2.2 BusRatio . . . . .	77
12.35.2.3 D2KCreditConfig . . . . .	77
12.35.2.4 DdrtQosMode . . . . .	77
12.35.2.5 DebugPrintLevel . . . . .	77
12.35.2.6 DeEmphasis . . . . .	77
12.35.2.7 Degrade4SPreference . . . . .	77
12.35.2.8 DegradePrecedence . . . . .	77
12.35.2.9 DfxDnTxPreset . . . . .	77
12.35.2.10DfxRxPreset . . . . .	78
12.35.2.11DfxUpTxPreset . . . . .	78
12.35.2.12IOPcieMaxPayload . . . . .	78
12.35.2.13IOPciePortLinkSpeed . . . . .	78
12.35.2.14IoDcMode . . . . .	78
12.35.2.15rqThreshold . . . . .	78
12.35.2.16sKtiNvramDataReady . . . . .	78
12.35.2.17KtiCpuSktHotPlugTopology . . . . .	79
12.35.2.18KtiCrcMode . . . . .	79
12.35.2.19KtiFailoverEn . . . . .	79
12.35.2.20KtiLinkLOpEn . . . . .	79
12.35.2.21KtiLinkL1En . . . . .	79
12.35.2.22KtiLinkSpeed . . . . .	79
12.35.2.23KtiLinkSpeedMode . . . . .	79
12.35.2.24LegacyVgaSoc . . . . .	79
12.35.2.25LegacyVgaStack . . . . .	80
12.35.2.26MbeBwCal . . . . .	80
12.35.2.27mmCfgBase . . . . .	80
12.35.2.28mmCfgSize . . . . .	80
12.35.2.29mmiohBase . . . . .	80
12.35.2.30mmiohSize . . . . .	80
12.35.2.31NtbBarSizeEmBarSZ1 . . . . .	80
12.35.2.32NtbBarSizeEmBarSZ2 . . . . .	81
12.35.2.33NtbBarSizeEmBarSZ2_0 . . . . .	81
12.35.2.34NtbBarSizeEmBarSZ2_1 . . . . .	81
12.35.2.35NtbBarSizeImBar1 . . . . .	81
12.35.2.36NtbBarSizeImBar2 . . . . .	81

---

12.35.2.37NtbBarSizeImBar2_0 . . . . .	81
12.35.2.38NtbBarSizeImBar2_1 . . . . .	81
12.35.2.39NtbPpd . . . . .	81
12.35.2.40NtbXlinkCtlOverride . . . . .	82
12.35.2.41PchPciePIISsc . . . . .	82
12.35.2.42PchSirqMode . . . . .	82
12.35.2.43PcieCommonClock . . . . .	82
12.35.2.44SerialIoUartDebugEnable . . . . .	82
12.35.2.45SerialIoUartDebugIoBase . . . . .	82
12.35.2.46SnoopAllCores . . . . .	82
12.35.2.47SnoopThrottleConfig . . . . .	83
12.35.2.48SplitLock . . . . .	83
12.35.2.49StaleAtoSOptEn . . . . .	83
12.35.2.50ThermalDeviceEnable . . . . .	83
12.35.2.51TorThresLoctoremEmpty . . . . .	83
12.35.2.52TorThresLoctoremNorm . . . . .	83
12.35.2.53TscSyncEn . . . . .	83
12.35.2.54UmaClustering . . . . .	83
12.35.2.55WaitTimeForPSBP . . . . .	84
12.35.2.56XptPrefetchEn . . . . .	84
12.36FSPM_UPD Struct Reference . . . . .	84
12.36.1 Detailed Description . . . . .	85
12.37FSPS_CONFIG Struct Reference . . . . .	85
12.37.1 Detailed Description . . . . .	86
12.37.2 Member Data Documentation . . . . .	86
12.37.2.1 BifurcationPcie0 . . . . .	86
12.37.2.2 BifurcationPcie1 . . . . .	86
12.37.2.3 EnableGbE . . . . .	86
12.38FSPS_UPD Struct Reference . . . . .	86
12.38.1 Detailed Description . . . . .	87
12.39FSPT_CONFIG Struct Reference . . . . .	87
12.39.1 Detailed Description . . . . .	88
12.40FSPT_CORE_UPD Struct Reference . . . . .	88
12.40.1 Detailed Description . . . . .	88
12.41FSPT_UPD Struct Reference . . . . .	88
12.41.1 Detailed Description . . . . .	89
12.42GUID Struct Reference . . . . .	89
12.42.1 Detailed Description . . . . .	89
12.43IPv4_ADDRESS Struct Reference . . . . .	90
12.43.1 Detailed Description . . . . .	90



12.44IPv6_ADDRESS Struct Reference . . . . .	90
12.44.1 Detailed Description . . . . .	90
12.45KTI_HOST_IN Struct Reference . . . . .	90
12.45.1 Detailed Description . . . . .	93
12.45.2 Member Data Documentation . . . . .	93
12.45.2.1 BoardTypeBitmask . . . . .	93
12.45.2.2 BusRatio . . . . .	94
12.45.2.3 CFRImagePtr . . . . .	94
12.45.2.4 ColdResetRequestEnd . . . . .	94
12.45.2.5 ColdResetRequestStart . . . . .	94
12.45.2.6 highGap . . . . .	94
12.45.2.7 lowGap . . . . .	95
12.45.2.8 OemCheckCpuPartsChangeSwap . . . . .	95
12.45.2.9 OemGetAdaptedEqSettings . . . . .	95
12.45.2.10SplitLock . . . . .	95
12.46memSetup Struct Reference . . . . .	95
12.46.1 Detailed Description . . . . .	102
12.46.2 Member Data Documentation . . . . .	103
12.46.2.1 ADRDataSaveMode . . . . .	103
12.46.2.2 ADREn . . . . .	103
12.46.2.3 AdvMemTestCondPause . . . . .	103
12.46.2.4 AdvMemTestCondTrefi . . . . .	103
12.46.2.5 AdvMemTestCondTwr . . . . .	103
12.46.2.6 AdvMemTestRankListNumEntries . . . . .	103
12.46.2.7 AdvMemTestResetList . . . . .	104
12.46.2.8 AepNotSupportedException . . . . .	104
12.46.2.9 ApdEn . . . . .	104
12.46.2.10AppDirectMemoryHole . . . . .	104
12.46.2.11Blockgnt2cmd1cyc . . . . .	104
12.46.2.12CacheMemType . . . . .	104
12.46.2.13check_platform_detect . . . . .	105
12.46.2.14check_pm_sts . . . . .	105
12.46.2.15chInter . . . . .	105
12.46.2.16CkeldleTimer . . . . .	105
12.46.2.17CkeProgramming . . . . .	105
12.46.2.18ckeThrottling . . . . .	106
12.46.2.19CkMode . . . . .	106
12.46.2.20cmdSetupPercentOffset . . . . .	106
12.46.2.21CmiInitOption . . . . .	106
12.46.2.22CmsEnableDramPm . . . . .	106

---

12.46.2.23	DataBufferDfe	107
12.46.2.24	DataDIIOff	107
12.46.2.25	DcpmmAveragePowerLimit	107
12.46.2.26	DcpmmAveragePowerTimeConstant	107
12.46.2.27	DcpmmMbbAveragePowerTimeConstant	107
12.46.2.28	DcpmmMbbFeature	107
12.46.2.29	DcpmmMbbMaxPowerLimit	108
12.46.2.30	DdrCacheSize	108
12.46.2.31	ddrFreqLimit	108
12.46.2.32	DdrTckeEn	108
12.46.2.33	dimmtTypeSupport	108
12.46.2.34	DisableDirForAppDirect	108
12.46.2.35	Disddrtopprd	109
12.46.2.36	DramRapiEnable	109
12.46.2.37	drampIRefreshBase	109
12.46.2.38	EliminateDirectoryInFarMemory	109
12.46.2.39	EnforcePopulationPor	110
12.46.2.40	enforcePOR	110
12.46.2.41	ExtendedADDDCEn	110
12.46.2.42	ExtendedType17	110
12.46.2.43	FastGoConfig	110
12.46.2.44	ForcePxclnit	111
12.46.2.45	mcBclk	111
12.46.2.46	LatchSystemShutdownState	111
12.46.2.47	LegacyADRMModeEn	111
12.46.2.48	LsxImplementation	112
12.46.2.49	MdIIOffEn	112
12.46.2.50	memFlows	112
12.46.2.51	memFlowsExt	113
12.46.2.52	MemHotOuputAssertThreshold	113
12.46.2.53	MemoryConnectorType	114
12.46.2.54	MemoryTopology	114
12.46.2.55	MinNormalMemSize	114
12.46.2.56	NfitPublishMailboxStructsDisable	114
12.46.2.57	normOppIntvl	114
12.46.2.58	NvDimmEnergyPolicy	115
12.46.2.59	NvdimmSmbusMaxAccessTime	115
12.46.2.60	NvdimmSmbusReleaseDelay	115
12.46.2.61	NvmdimmPerfConfig	115
12.46.2.62	NvmdimmPowerCyclePolicy	115

12.46.2.63NvmMediaStatusException . . . . .	115
12.46.2.64NvmQos . . . . .	116
12.46.2.65UltPeakBWLIMITPercent . . . . .	116
12.46.2.66OppSrefEn . . . . .	116
12.46.2.67options . . . . .	116
12.46.2.68optionsExt . . . . .	117
12.46.2.69optionsNgn . . . . .	118
12.46.2.70PanicWm . . . . .	118
12.46.2.71partialmirrorpercent . . . . .	118
12.46.2.72partialmirrorsad0 . . . . .	119
12.46.2.73partialmirrorsts . . . . .	119
12.46.2.74partialMirrorUEFI . . . . .	119
12.46.2.75patrolScrubAddrMode . . . . .	119
12.46.2.76PdaModeX16 . . . . .	120
12.46.2.77PeriodicRcomp . . . . .	120
12.46.2.78PeriodicRcompInterval . . . . .	120
12.46.2.79PkgcSrefEn . . . . .	120
12.46.2.80PpdEn . . . . .	120
12.46.2.81pprAddrSetup . . . . .	121
12.46.2.82pprType . . . . .	121
12.46.2.83readPreamble . . . . .	121
12.46.2.84RxDfeEn . . . . .	121
12.46.2.85setSecureEraseAllDIMMs . . . . .	121
12.46.2.86setSecureEraseSktCh . . . . .	122
12.46.2.87smartTestKey . . . . .	122
12.46.2.88spareErrTh . . . . .	122
12.46.2.89SpdPrintEn . . . . .	122
12.46.2.90SpdPrintLength . . . . .	122
12.46.2.91SpdSmbSpeed . . . . .	123
12.46.2.92SrefProgramming . . . . .	123
12.46.2.93TempRefreshOption . . . . .	123
12.46.2.94thermalThrottlingOptions . . . . .	123
12.46.2.95ThrottlingMidOnTempLo . . . . .	123
12.46.2.96TrainingCompOptions . . . . .	124
12.46.2.97trainingResultOffsetFunctionEnable . . . . .	124
12.46.2.98TxRiseFallSlewRate . . . . .	124
12.46.2.99UseSmbusForMrwEarly . . . . .	124
12.46.2.100VirtualNumaEnable . . . . .	124
12.46.2.101vblMemMode . . . . .	125
12.46.2.102writePreamble . . . . .	125

12.47memTiming Struct Reference . . . . .	125
12.47.1 Detailed Description . . . . .	126
12.47.2 Member Data Documentation . . . . .	126
12.47.2.1 nCL . . . . .	126
12.47.2.2 nCMDRate . . . . .	126
12.47.2.3 nFAW . . . . .	127
12.47.2.4 nRAS . . . . .	127
12.47.2.5 nRC . . . . .	127
12.47.2.6 nRCD . . . . .	127
12.47.2.7 nRFC . . . . .	127
12.47.2.8 nRP . . . . .	127
12.47.2.9 nRRD . . . . .	127
12.47.2.10nRTP . . . . .	128
12.47.2.11nWR . . . . .	128
12.47.2.12nWTR . . . . .	128
12.48PCH_DCI_CONFIG Struct Reference . . . . .	128
12.48.1 Detailed Description . . . . .	128
12.48.2 Member Data Documentation . . . . .	129
12.48.2.1 DciAutoDetect . . . . .	129
12.48.2.2 DciEn . . . . .	129
12.49PCH_DEVICE_INTERRUPT_CONFIG Struct Reference . . . . .	129
12.49.1 Detailed Description . . . . .	129
12.50PCH_DMI_CONFIG Struct Reference . . . . .	129
12.50.1 Detailed Description . . . . .	130
12.50.2 Member Data Documentation . . . . .	130
12.50.2.1 DmiAspm . . . . .	130
12.51PCH_FLASH_PROTECTION_CONFIG Struct Reference . . . . .	130
12.51.1 Detailed Description . . . . .	131
12.52PCH_GBL2HOST_EN Union Reference . . . . .	131
12.52.1 Detailed Description . . . . .	131
12.53PCH_GENERAL_CONFIG Struct Reference . . . . .	131
12.53.1 Detailed Description . . . . .	131
12.53.2 Member Data Documentation . . . . .	132
12.53.2.1 Crid . . . . .	132
12.53.2.2 SubSystemVendorId . . . . .	132
12.54PCH_HDAUDIO_CONFIG Struct Reference . . . . .	132
12.54.1 Detailed Description . . . . .	133
12.54.2 Member Data Documentation . . . . .	133
12.54.2.1 DspEndpointDmic . . . . .	133
12.54.2.2 DspPpModuleMask . . . . .	133

---

12.54.2.3 Enable . . . . .	133
12.55PCH_HPET_CONFIG Struct Reference . . . . .	134
12.55.1 Detailed Description . . . . .	134
12.55.2 Member Data Documentation . . . . .	134
12.55.2.1 Enable . . . . .	134
12.56PCH_HSIO_PCIE_CONFIG Struct Reference . . . . .	134
12.56.1 Detailed Description . . . . .	135
12.57PCH_HSIO_PCIE_LANE_CONFIG Struct Reference . . . . .	135
12.57.1 Detailed Description . . . . .	136
12.57.2 Member Data Documentation . . . . .	137
12.57.2.1 RsvdBits2 . . . . .	137
12.57.2.2 RsvdBits3 . . . . .	137
12.58PCH_HSIO_PCIE_WM20_CONFIG Struct Reference . . . . .	137
12.58.1 Detailed Description . . . . .	137
12.59PCH_HSIO_SATA_CONFIG Struct Reference . . . . .	138
12.59.1 Detailed Description . . . . .	138
12.60PCH_HSIO_SATA_PORT_LANE Struct Reference . . . . .	138
12.60.1 Detailed Description . . . . .	140
12.61PCH_INTERRUPT_CONFIG Struct Reference . . . . .	140
12.61.1 Detailed Description . . . . .	141
12.62PCH_IOAPIC_CONFIG Struct Reference . . . . .	141
12.62.1 Detailed Description . . . . .	141
12.63PCH_LAN_CONFIG Struct Reference . . . . .	142
12.63.1 Detailed Description . . . . .	142
12.63.2 Member Data Documentation . . . . .	142
12.63.2.1 Enable . . . . .	142
12.64PCH_LOCK_DOWN_CONFIG Struct Reference . . . . .	142
12.64.1 Detailed Description . . . . .	143
12.64.2 Member Data Documentation . . . . .	143
12.64.2.1 BiosInterface . . . . .	143
12.64.2.2 BiosLock . . . . .	143
12.64.2.3 GlobalSmi . . . . .	144
12.64.2.4 GpioLockDown . . . . .	144
12.64.2.5 RtcLock . . . . .	144
12.64.2.6 SpiEiss . . . . .	144
12.64.2.7 TcoLock . . . . .	144
12.65PCH_LPC_CONFIG Struct Reference . . . . .	144
12.65.1 Detailed Description . . . . .	145
12.65.2 Member Data Documentation . . . . .	145
12.65.2.1 EnhancePort8xhDecoding . . . . .	145

---

12.66PCH_LPC_SIRQ_CONFIG Struct Reference . . . . .	145
12.66.1 Detailed Description . . . . .	145
12.67PCH_MEMORY_THROTTLING Struct Reference . . . . .	146
12.67.1 Detailed Description . . . . .	146
12.67.2 Member Data Documentation . . . . .	146
12.67.2.1 Enable . . . . .	146
12.67.2.2 TsGpioPinSetting . . . . .	146
12.68PCH_P2SB_CONFIG Struct Reference . . . . .	147
12.68.1 Detailed Description . . . . .	147
12.68.2 Member Data Documentation . . . . .	147
12.68.2.1 P2SbReveal . . . . .	147
12.68.2.2 PsfUnlock . . . . .	147
12.68.2.3 SbiUnlock . . . . .	147
12.69PCH_PCIE_CONFIG Struct Reference . . . . .	147
12.69.1 Detailed Description . . . . .	149
12.69.2 Member Data Documentation . . . . .	149
12.69.2.1 AllowNoLtrIccPllShutdown . . . . .	149
12.69.2.2 ComplianceTestMode . . . . .	149
12.69.2.3 DetectTimeoutMs . . . . .	149
12.69.2.4 DisableRootPortClockGating . . . . .	149
12.69.2.5 EnablePeerMemoryWrite . . . . .	150
12.69.2.6 EnablePort8xhDecode . . . . .	150
12.69.2.7 EqPh3LaneParam . . . . .	150
12.69.2.8 RpFunctionSwap . . . . .	150
12.70PCH_PCIE_CONFIG2 Struct Reference . . . . .	150
12.70.1 Detailed Description . . . . .	151
12.71PCH_PCIE_EQ_LANE_PARAM Struct Reference . . . . .	151
12.71.1 Detailed Description . . . . .	151
12.72PCH_PCIE_ROOT_PORT_CONFIG Struct Reference . . . . .	152
12.72.1 Detailed Description . . . . .	154
12.72.2 Member Data Documentation . . . . .	154
12.72.2.1 ClkReqDetect . . . . .	154
12.72.2.2 ClkReqNumber . . . . .	154
12.72.2.3 DeviceResetPad . . . . .	154
12.72.2.4 Gen3EqPh3Method . . . . .	154
12.72.2.5 HsioRxSetCtle . . . . .	154
12.72.2.6 HsioRxSetCtleEnable . . . . .	155
12.72.2.7 PcieSpeed . . . . .	155
12.72.2.8 SlotImplemented . . . . .	155
12.73PCH_PM_CONFIG Struct Reference . . . . .	155

---

12.73.1 Detailed Description . . . . .	156
12.73.2 Member Data Documentation . . . . .	157
12.73.2.1 CapsuleResetType . . . . .	157
12.73.2.2 DisableDsxAcPresentPulldown . . . . .	157
12.73.2.3 DisableEnergyReport . . . . .	157
12.73.2.4 DisableNativePowerButton . . . . .	157
12.73.2.5 PchPwrCycDur . . . . .	157
12.73.2.6 PciClockRun . . . . .	158
12.73.2.7 PciePllSsc . . . . .	158
12.73.2.8 PmcReadDisable . . . . .	158
12.73.2.9 PowerResetStatusClear . . . . .	158
12.73.2.10PwrBtnOverridePeriod . . . . .	158
12.73.2.11RsvdBits0 . . . . .	158
12.73.2.12SlpLanLowDc . . . . .	158
12.73.2.13SlpS0Enable . . . . .	159
12.74PCH_PORT61H_SMM_CONFIG Struct Reference . . . . .	159
12.74.1 Detailed Description . . . . .	159
12.75PCH_POWER_RESET_STATUS Struct Reference . . . . .	159
12.75.1 Detailed Description . . . . .	160
12.76PCH_RST_PCIE_STORAGE_CONFIG Struct Reference . . . . .	160
12.76.1 Detailed Description . . . . .	160
12.76.2 Member Data Documentation . . . . .	161
12.76.2.1 DeviceResetDelay . . . . .	161
12.76.2.2 Enable . . . . .	161
12.76.2.3 RstPcieStoragePort . . . . .	161
12.77PCH_SATA_CONFIG Struct Reference . . . . .	161
12.77.1 Detailed Description . . . . .	162
12.77.2 Member Data Documentation . . . . .	162
12.77.2.1 Enable . . . . .	162
12.77.2.2 eSATA SpeedLimit . . . . .	162
12.77.2.3 SataMode . . . . .	163
12.78PCH_SATA_PORT_CONFIG Struct Reference . . . . .	163
12.78.1 Detailed Description . . . . .	164
12.78.2 Member Data Documentation . . . . .	164
12.78.2.1 Enable . . . . .	164
12.78.2.2 HsioRxEqBoostMagAd . . . . .	164
12.78.2.3 HsioRxEqBoostMagAdEnable . . . . .	164
12.78.2.4 HsioTxGen1DownscaleAmp . . . . .	164
12.78.2.5 HsioTxGen1DownscaleAmpEnable . . . . .	164
12.78.2.6 HsioTxGen2DownscaleAmp . . . . .	164

---

12.78.2.7 HsioTxGen2DownscaleAmpEnable . . . . .	164
12.78.2.8 ZpOdd . . . . .	165
12.79PCH_SATA_RST_CONFIG Struct Reference . . . . .	165
12.79.1 Detailed Description . . . . .	166
12.80PCH_SKYCAM_CIO2_FLS_CONFIG Struct Reference . . . . .	166
12.80.1 Detailed Description . . . . .	167
12.81PCH_SMBUS_CONFIG Struct Reference . . . . .	167
12.81.1 Detailed Description . . . . .	167
12.81.2 Member Data Documentation . . . . .	167
12.81.2.1 Enable . . . . .	167
12.82PCH_SPI_CONFIG Struct Reference . . . . .	168
12.82.1 Detailed Description . . . . .	168
12.82.2 Member Data Documentation . . . . .	168
12.82.2.1 ShowSpiController . . . . .	168
12.83PCH_SSIC_CONFIG Struct Reference . . . . .	168
12.83.1 Detailed Description . . . . .	169
12.84PCH_THERMAL_CONFIG Struct Reference . . . . .	169
12.84.1 Detailed Description . . . . .	170
12.84.2 Member Data Documentation . . . . .	170
12.84.2.1 PchHotLevel . . . . .	170
12.84.2.2 ThermalDeviceEnable . . . . .	170
12.84.2.3 ThermalThrottling . . . . .	170
12.85PCH_THERMAL_THROTTLING Struct Reference . . . . .	170
12.85.1 Detailed Description . . . . .	171
12.86PCH_TRACE_HUB_CONFIG Struct Reference . . . . .	171
12.86.1 Detailed Description . . . . .	171
12.87PCH_USB20_PORT_CONFIG Struct Reference . . . . .	171
12.87.1 Detailed Description . . . . .	172
12.87.2 Member Data Documentation . . . . .	172
12.87.2.1 OverCurrentPin . . . . .	172
12.88PCH_USB30_PORT_CONFIG Struct Reference . . . . .	172
12.88.1 Detailed Description . . . . .	173
12.88.2 Member Data Documentation . . . . .	173
12.88.2.1 OverCurrentPin . . . . .	173
12.89PCH_USB_CONFIG Struct Reference . . . . .	173
12.89.1 Detailed Description . . . . .	174
12.89.2 Member Data Documentation . . . . .	174
12.89.2.1 DisableComplianceMode . . . . .	174
12.89.2.2 PortUsb20 . . . . .	174
12.89.2.3 UsbPrecondition . . . . .	174



12.90PCH_WAKE_CONFIG Struct Reference . . . . .	175
12.90.1 Detailed Description . . . . .	175
12.90.2 Member Data Documentation . . . . .	175
12.90.2.1 Gp27WakeFromDeepSx . . . . .	175
12.90.2.2 PmeB0S5Dis . . . . .	176
12.91PCH_WDT_CONFIG Struct Reference . . . . .	176
12.91.1 Detailed Description . . . . .	176
12.92PCH_XDCI_CONFIG Struct Reference . . . . .	176
12.92.1 Detailed Description . . . . .	176
12.92.2 Member Data Documentation . . . . .	177
12.92.2.1 Enable . . . . .	177
12.93PCH_XHCI_SSIC_PORT Struct Reference . . . . .	177
12.93.1 Detailed Description . . . . .	177
12.94PER_LANE_EPARAM_LINK_INFO Struct Reference . . . . .	177
12.94.1 Detailed Description . . . . .	178
12.95PPR_ADDR Struct Reference . . . . .	178
12.95.1 Detailed Description . . . . .	178
12.96PPR_ADDR_MRC_SETUP Struct Reference . . . . .	178
12.96.1 Detailed Description . . . . .	178
12.97PROTECTED_RANGE Struct Reference . . . . .	179
12.97.1 Detailed Description . . . . .	179
12.98PSMI_POLICY_DATA_HOB Struct Reference . . . . .	179
12.98.1 Detailed Description . . . . .	180
12.99RAS_RC_POLICY_PPI Struct Reference . . . . .	180
12.99.1 Detailed Description . . . . .	181
12.99.2 Member Data Documentation . . . . .	181
12.99.2.1 CrashLogClear . . . . .	181
12.99.2.2 CrashLogReArm . . . . .	181
12.100SATA_THERMAL_THROTTLE Struct Reference . . . . .	181
12.100.1 Detailed Description . . . . .	182
12.101SECURITY_POLICY Struct Reference . . . . .	182
12.101.1 Detailed Description . . . . .	183
12.101.2 Member Data Documentation . . . . .	183
12.101.2.1SgxDebugMode . . . . .	183
12.101.2.2SgxSinitDataFromTpm . . . . .	183
12.101.2.3SgxSinitNvsData . . . . .	184
12.102SysSetup Struct Reference . . . . .	184
12.102.1 Detailed Description . . . . .	185
12.102.2 Member Data Documentation . . . . .	185
12.102.2.1WFRWAEEnable . . . . .	185

12.103	3THERMAL_THROTTLE_LEVELS Struct Reference . . . . .	185
12.103.1	Detailed Description . . . . .	186
12.103.2	Member Data Documentation . . . . .	186
12.103.2.1	PchCrossThrottling . . . . .	186
12.103.2.2	TTLock . . . . .	186
12.103.2.3	TTState13Enable . . . . .	186
12.104	4TRACE_INFO Struct Reference . . . . .	186
12.104.1	Detailed Description . . . . .	187
12.105	5S_GPIO_PIN_SETTING Struct Reference . . . . .	187
12.105.1	Detailed Description . . . . .	187
12.105.2	Member Data Documentation . . . . .	187
12.105.2.1	PmsyncEnable . . . . .	187
<b>13</b>	<b>File Documentation</b>	<b>189</b>
13.1	Base.h File Reference . . . . .	189
13.1.1	Detailed Description . . . . .	193
13.1.2	Macro Definition Documentation . . . . .	194
13.1.2.1	_BASE_INT_SIZE_OF . . . . .	194
13.1.2.2	_INT_SIZE_OF . . . . .	194
13.1.2.3	ABS . . . . .	194
13.1.2.4	ALIGN_POINTER . . . . .	194
13.1.2.5	ALIGN_VALUE . . . . .	195
13.1.2.6	ALIGN_VARIABLE . . . . .	195
13.1.2.7	ANALYZER_NORETURN . . . . .	195
13.1.2.8	ANALYZER_UNREACHABLE . . . . .	195
13.1.2.9	ARRAY_SIZE . . . . .	196
13.1.2.10	BASE_ARG . . . . .	197
13.1.2.11	BASE_CR . . . . .	197
13.1.2.12	ENCODE_ERROR . . . . .	197
13.1.2.13	ENCODE_WARNING . . . . .	198
13.1.2.14	FALSE . . . . .	198
13.1.2.15	MAX . . . . .	198
13.1.2.16	MIN . . . . .	198
13.1.2.17	NORETURN . . . . .	199
13.1.2.18	OFFSET_OF . . . . .	199
13.1.2.19	RETURN_ADDRESS . . . . .	199
13.1.2.20	RETURN_BUFFER_TOO_SMALL . . . . .	199
13.1.2.21	RETURN_ERROR . . . . .	200
13.1.2.22	RETURNS_TWICE . . . . .	200
13.1.2.23	SIGNATURE_16 . . . . .	200

---

13.1.2.24 SIGNATURE_32 . . . . .	200
13.1.2.25 SIGNATURE_64 . . . . .	201
13.1.2.26 STATIC_ASSERT . . . . .	201
13.1.2.27 TRUE . . . . .	201
13.1.2.28 UNREACHABLE . . . . .	201
13.1.2.29 VA_ARG . . . . .	201
13.1.2.30 VA_COPY . . . . .	202
13.1.2.31 VA_END . . . . .	202
13.1.2.32 VA_START . . . . .	202
13.1.3 Typedef Documentation . . . . .	203
13.1.3.1 BASE_LIST . . . . .	203
13.1.3.2 VA_LIST . . . . .	203
13.2 CpuPolicyHob.h File Reference . . . . .	203
13.2.1 Detailed Description . . . . .	204
13.3 FspFixedPcds.h File Reference . . . . .	204
13.3.1 Detailed Description . . . . .	204
13.4 FspmUpd.h File Reference . . . . .	204
13.4.1 Detailed Description . . . . .	205
13.5 FspSUpd.h File Reference . . . . .	206
13.5.1 Detailed Description . . . . .	206
13.6 FsptUpd.h File Reference . . . . .	207
13.6.1 Detailed Description . . . . .	207
13.7 FspUpd.h File Reference . . . . .	208
13.7.1 Detailed Description . . . . .	208
13.8 KtiHost.h File Reference . . . . .	209
13.8.1 Detailed Description . . . . .	209
13.9 MemoryPolicyPpi.h File Reference . . . . .	210
13.9.1 Detailed Description . . . . .	211
13.10 MpServices.h File Reference . . . . .	211
13.10.1 Detailed Description . . . . .	212
13.10.2 Typedef Documentation . . . . .	212
13.10.2.1 EFI_PEI_MP_SERVICES_ENABLEDISABLEAP . . . . .	212
13.10.2.2 EFI_PEI_MP_SERVICES_GET_NUMBER_OF_PROCESSORS . . . . .	213
13.10.2.3 EFI_PEI_MP_SERVICES_GET_PROCESSOR_INFO . . . . .	213
13.10.2.4 EFI_PEI_MP_SERVICES_STARTUP_ALL_APS . . . . .	214
13.10.2.5 EFI_PEI_MP_SERVICES_STARTUP_THIS_AP . . . . .	214
13.10.2.6 EFI_PEI_MP_SERVICES_SWITCH_BSP . . . . .	215
13.10.2.7 EFI_PEI_MP_SERVICES_WHOAMI . . . . .	216
13.11 PchPolicyCommon.h File Reference . . . . .	216
13.11.1 Detailed Description . . . . .	219

---

13.11.2 Enumeration Type Documentation . . . . .	219
13.11.2.1 PCH_HDAUDIO_IO_BUFFER_OWNERSHIP . . . . .	219
13.11.2.2 PCH_INT_PIN . . . . .	220
13.11.2.3 PCH_PCIE_EQ_METHOD . . . . .	220
13.11.2.4 PCH_RESERVED_PAGE_ROUTE . . . . .	220
13.11.2.5 PCH_SLP_S4_MIN_ASSERT . . . . .	220
13.11.2.6 PCH_USB_PORT_LOCATION . . . . .	220
13.12PiHob.h File Reference . . . . .	220
13.12.1 Detailed Description . . . . .	222
13.13PiMultiPhase.h File Reference . . . . .	222
13.13.1 Detailed Description . . . . .	223
13.13.2 Macro Definition Documentation . . . . .	223
13.13.2.1 DXE_ERROR . . . . .	223
13.13.2.2 EFI_AUTH_STATUS_PLATFORM_OVERRIDE . . . . .	224
13.13.2.3 PI_ENCODE_ERROR . . . . .	224
13.13.2.4 PI_ENCODE_WARNING . . . . .	224
13.13.3 Typedef Documentation . . . . .	224
13.13.3.1 EFI_AP_PROCEDURE . . . . .	224
13.13.3.2 EFI_AP_PROCEDURE2 . . . . .	224
13.14PsmiPolicyHob.h File Reference . . . . .	225
13.14.1 Detailed Description . . . . .	225
13.15RasImcS3Data.h File Reference . . . . .	225
13.15.1 Detailed Description . . . . .	226
13.15.2 Typedef Documentation . . . . .	226
13.15.2.1 RAS_IMC_S3_DATA_PPI_GET_IMC_S3_RAS_DATA . . . . .	226
13.16RasRcPolicyPpi.h File Reference . . . . .	226
13.16.1 Detailed Description . . . . .	227
13.17SecurityPolicy.h File Reference . . . . .	227
13.17.1 Detailed Description . . . . .	228
13.18UefiBaseType.h File Reference . . . . .	228
13.18.1 Detailed Description . . . . .	230
13.18.2 Macro Definition Documentation . . . . .	230
13.18.2.1 EFI_PAGES_TO_SIZE . . . . .	230
13.18.2.2 EFI_SIZE_TO_PAGES . . . . .	230
13.18.3 Typedef Documentation . . . . .	231
13.18.3.1 EFI_IPv4_ADDRESS . . . . .	231
13.18.3.2 EFI_IPv6_ADDRESS . . . . .	231
13.19UpiPolicyPpi.h File Reference . . . . .	231
13.19.1 Detailed Description . . . . .	231





# Chapter 1

## Introduction

### 1.1 Purpose

The purpose of this document is to describe the steps required to integrate the Intel® Firmware Support Package (FSP) into a boot loader solution. It supports **Whitley** platforms with the **IceLake-SP** processor and **Lewisburg** Platform Controller Hub (PCH).

### 1.2 Intended Audience

This document is targeted at all platform and system developers who need to consume FSP binaries in their boot loader solutions. This includes, but is not limited to: system BIOS developers, boot loader developers, system integrators, as well as end users.

### 1.3 Related Documents

- *Platform Initialization (PI) Specification v1.7* located at <http://www.uefi.org/specifications>
- *Intel® Firmware Support Package: External Architecture Specification (EAS) v2.2* located at <https://cdrdv2.intel.com/v1/dl/getContent/627153>
- *Boot Setting File Specification (BSF) v1.0* [https://firmware.intel.com/sites/default/files/BSF\\_1\\_0.pdf](https://firmware.intel.com/sites/default/files/BSF_1_0.pdf)
- *Binary Configuration Tool for Intel® Firmware Support Package* available at <http://www.intel.com/fsp>

### 1.4 Acronyms and Terminology

Acronym	Definition
BCT	Binary Configuration Tool
BDSM	Base Data Of Stolen Memory
BSF	Boot Setting File
BSP	Boot Strap Processor
BWG	BIOS Writer's Guide

CAR	Cache As Ram
CRB	Customer Reference Board
DPR	DMA Protected Range
FIT	Firmware Interface Table
FSP	Firmware Support Package
FSP API	Firmware Support Package Interface
FW	Firmware
GTT	Graphics Translation Table
IED	Intel Enhanced Debug
IFWI	Integrated Firmware Image
IOT	Internal Observation Trace
MRC	Memory Reference Code (Memory Init code encapsulated by FSP-M)
MOT	Memory Observation Trace
PCH	Platform Controller Hub
PMC	Power Management Controller
PMRR	Protected Memory Range Reporting
REMAP	Remapped Memory Area
RVP	Reference and Validation Platform
SBSP	System BSP
SMI	System Management Interrupt
SMM	System Management Mode
SMRAM	System Management Mode RAM
SPI	Serial Peripheral Interface
TOLUD	Top of Low Usable Memory
TOUUD	Top of Upper Usable Memory
TSEG	Memory Reserved at the Top of Memory to be used as SMRAM
UPD	Updatable Product Data



## Chapter 2

# Overview

### 2.1 Technical Overview

The *Intel® Firmware Support Package (FSP)* provides chipset and processor initialization in a format that can easily be incorporated into many existing boot loaders.

The FSP will perform the necessary initialization steps as documented in the BWG including initialization of the CPU, memory controller, chipset and certain bus interfaces, if necessary.

FSP is not a stand-alone boot loader; therefore it needs to be integrated into a host boot loader to carry out other boot loader functions, such as: initializing non-Intel components, conducting bus enumeration, and discovering devices in the system and all industry standard initialization.

The FSP binary can be integrated into many different boot loaders, such as coreboot, EDKII MinPlatform, Intel® Slim Bootloader, etc. and also into an embedded OS directly.

Below are some required steps for the integration:

- **Customizing** The static FSP configuration parameters are part of the FSP binary and can be customized by tools provided by Intel. This step is optional as configuration data may also be provided at runtime.
- **Rebasing** The FSP is not Position Independent Code (PIC) and the whole FSP has to be rebased if it is placed at a location which is different from the preferred address during build process.
- **Placing** Once the FSP binary is ready for integration, the boot loader build process needs to be modified to place this FSP binary at the specific rebasing location identified above.
- **Interfacing** The boot loader needs to add code to setup the operating environment for the FSP, call the FSP with correct parameters and parse the FSP output to retrieve the necessary information returned by the FSP.

### 2.2 FSP Distribution Package

- The FSP distribution package contains the following:
  - FSP Binary
  - FSP Integration Guide
  - BSF Configuration File
  - Data Structure Header Files
- The FSP configuration utility called BCT is available as a separate package. It can be downloaded from link mentioned in [Section 1.3](#).

### 2.2.1 Package Layout

- **Docs (Auto generated)**
    - Whitley\_FSP\_Integration\_Guide.pdf
    - Whitley\_FSP\_Integration\_Guide.chm
  - **Include**
    - [FspUpd.h](#), [FspmUpd.h](#) and [FspSUpd.h](#) (FSP UPD structure and related definitions)
  - **Library**
    - FspPcdListLibNull (Empty library class used to build the boot loader PCD database for FSP dispatch mode)
  - **UefiDrivers**
    - FvLateSilicon.FV
    - Additional UEFI PI drivers for use by EDK II based boot loaders
  - FspBinPkg.dec (EDKII declaration file for package)
  - DynamicExPcd.dsc (List of PCDs used by the FSP in dispatch mode)
  - Fsp.bsf (BSF file for configuring the data using BCT tool)
  - Fsp.fd (FSP Binary)
-

## Chapter 3

# FSP Integration

### 3.1 Assumptions Used in this Document

The FSP for this platform is built with a preferred base address given by [PcdFspAreaBaseAddress](#) and so the reference code provided in the document assumes that the FSP is placed at this base address during the final boot loader build.

Users may rebase the FSP binary at a different location with Intel's Binary Configuration Tool (BCT) or SplitFsp↔ Bin.py before integrating to the boot loader.

For other assumptions and conventions, please refer to Chapter 8 and 9 of the FSP External Architecture Specification version 2.2.

### 3.2 Boot Flow

Please refer Chapter 7 in the FSP External Architecture Specification version 2.2 for Boot flow chart. The FSP for this platform supports dispatch mode, see Chapter 7 and 9 of the FSP External Architecture Specification version 2.2 for a description of dispatch mode.

### 3.3 FSP INFO Header

The FSP has an Information Header that provides critical information that is required by the bootloader to successfully interface with the FSP. The structure of the FSP Information Header is documented in the FSP External Architecture Specification version 2.2 with a HeaderRevision of 5.

### 3.4 FSP Image ID and Revision

FSP information header contains an Image ID field and an Image Revision field that provide the identification and revision information of the FSP binary. It is important to verify these fields while integrating the FSP as AP↔ I parameters could change over different FSP IDs and revisions. All the FSP FV segments (FSP-T, FSP-M and FSP-S) must have same FSP Image ID and revision number, using FV segments with different revision numbers in a single FSP image is not valid. The FSP API parameters documented in this integration guide are applicable for the Image ID and Revision specified as below.

The current FSP ImageId string in the FSP information header is **\$ICX-SP\$** and the ImageRevision field is **0x02020033 (2.2.0.33)**.

### 3.5 FSP Global Data

FSP uses some amount of TempRam area to store FSP global data which contains some critical data like pointers to FSP information headers and UPD configuration regions, FSP/Bootloader stack pointers required for stack switching etc. HPET Timer register(2) [PcdGlobalDataPointerAddress](#) is reserved to store address of this global data, and hence boot loader should not use this register for any other purpose. If TempRAM initialization is done by boot loader, then HPET has to be initialized to the base so that access to the register will work fine.

### 3.6 Additional FSP Temp RAM Usage

The FSP-M for this platform reserves a region of TempRam for its exclusive use during the pre-memory phase. This region starts at physical address 0xFE800000 and ends at 0xFE92FFFF. These addresses are hardcoded and cannot be changed by the boot loader. The boot loader must configure TempRam such that these addresses fall within the range of temporary memory and are available for use by the FSP. If the boot loader installs a page table, then this region of memory must be identity mapped during the pre-memory phase. After FSP-M is complete and main memory is available, this region is no longer used and can be safely allocated for other purposes.

This region is used both in API mode and Dispatch mode. In API mode, this region is in addition to the region provided by `FSPM_ARCH_UPD.StackBase` and `FSPM_ARCH_UPD.StackSize`.

### 3.7 FvLateSilicon

An additional FvLateSilicon firmware volume (FV) is provided for use with UEFI PI (aka EDK II) based boot loaders. This FV is located in the UefiDrivers subdirectory of the FSP Distribution Package. FvLateSilicon contains several DXE and SMM drivers that run later in the boot flow and provide additional silicon initialization to UEFI PI boot loaders which is not present in the FSP. Several features of the Xeon Scalable processor require the execution of the drivers contained in this FV and are therefore not available to non UEFI PI bootloaders. It is recommended that UEFI PI boot loaders use FSP Dispatch mode since it allows the policy options for these added features to be set to values other than their default values. The policy options for these features are available in the policy data structures exposed to FSP Dispatch mode, and are not exposed via FSP UPDs.

### 3.8 Memory Map

Below diagram represents the memory map allocated by FSP including the FSP specific regions.

---




Figure 3.1: System Memory Map




## Chapter 4

# FSP Dispatch Mode

### Overview

The FSP for this platform supports dispatch mode. Support for dispatch mode can be detected by checking if `FSP->_INFO_HEADER->ImageAttribute[BIT1] == 1`. Dispatch mode is intended to enable FSP to integrate well in to UEFI bootloader implementations. Dispatch mode implements a boot flow that is as close to a standard UEFI boot flow as possible. In dispatch mode, the FSP is exposed as standard Firmware Volumes (FVs) directly to the bootloader. The PEIMs in these FVs are executed in the same PEI environment as the boot loader. In dispatch mode, the PPI database, PCD database, and HOB list are shared between the boot loader and the FSP.



Blue blocks are from the FSP binary and green blocks are from the bootloader. Blocks with mixed colors indicate that both bootloader and FSP modules are dispatched during that phase of the boot flow. In dispatch mode, the `NotifyPhase()` API is not used. Instead, FSP-S contains DXE drivers that implement the native callbacks on equivalent events for each of the `NotifyPhase()` invocations.

In dispatch mode, the the PPI database and PCD database are used for providing policy data from the bootloader to FSP. Because these mechanisms provide a great deal of flexibility, dispatch mode does not constrain the method for passing policy data as strongly as API mode. The following sections describe the dispatch mode policy initialization flow used specifically for this platform.

## 4.1 Dispatch Mode Policy Init

Before FSP-M, the bootloader must ensure that all of the policy data structures described in [section 4.2.1](#) have been created and installed.

All these policy values must be correct. The bootloader must ensure this is done before any PEIMs in FSP-M are dispatched. One method to ensure policy data is initialized at the correct time is to not install the `FV_INFO_PPI` for FSP-M until policy data initialization is complete.

Before FSP-S, the bootloader must ensure that all of the policy data structures described in [section 4.2.3](#) have been created and installed. All these policy values must be correct. The bootloader must ensure this is done before any PEIMs in FSP-S are dispatched. One method to ensure policy data is initialized at the correct time is to not install the `FV_INFO_PPI` for FSP-S until policy data initialization is complete.

## 4.2 Dispatch Mode Policy Data Structures

### Overview

Policy data for this platform is stored using PPIs, HOBs, and DynamicEx PCDs.

See the sections below for details.

### 4.2.1 Policy Data Structures used by FSP-M

The following policy data structures are consumed by FSP-M in dispatch mode:

Name	Data Structure Type
<a href="#">MEMORY_POLICY_PPI</a>	PPI
<a href="#">UPI_POLICY_PPI</a>	PPI
<a href="#">PCH_POLICY_PPI</a>	PPI
<a href="#">RAS_RC_POLICY_PPI</a>	PPI
<a href="#">RAS_IMC_S3_DATA_PPI</a>	PPI
<a href="#">CPU_POLICY_HOB</a>	HOB
<a href="#">PSMI_POLICY_DATA_HOB</a>	HOB
<a href="#">SECURITY_POLICY</a>	HOB
<code>PcdEvMode</code>	DynamicEx PCD

### 4.2.2 RAS\_IMC\_S3\_DATA\_PPI

An SMM driver in FvLateSilicon can under certain conditions write to a UEFI variable during OS runtime. This data is used by the MRC contained in FSP-M to enable fast MRC and S3 resume. The [RAS\\_IMC\\_S3\\_DATA\\_PPI](#) provides the mechanism for this data to be read by FSP-M. This PPI contains 1 function, [GetImcS3RasData\(\)](#) which retrieves the data from this UEFI variable and returns it. This PPI must be implemented by the boot loader when using FSP Dispatch mode. The variable that this function must retrieve has the name `L"ImcRasS3SaveData"` and the GUID `{0xe626f9ca, 0xfd71, 0x458c, {0xb9, 0x26, 0xbf, 0x40, 0x80, 0x62, 0x42, 0xa9}}`.

### 4.2.3 Policy Data Structures used by FSP-S

The following policy data structures are consumed by FSP-S in dispatch mode:



Name	Data Structure Type
PCH_POLICY_PPI	PPI

### 4.3 FSP Error Information

In the case of a fatal error occurring during the execution of the FSP, it may not be possible for the FSP to continue.

If a fatal error that prevents the successful completion of the FSP occurs, the FSP may use FSP\_ERROR\_INFO to report this error to the bootloader. During PEI phase, (\*PeiServices)->ReportStatusCode() shall be used to transmit this error notification to the bootloader. During DXE phase, EFI\_STATUS\_CODE\_PROTOCOL.ReportStatusCode() shall be used to transmit this error notification to the bootloader. The bootloader must ensure that ReportStatusCode() services are available before FSP-M begins execution.

```
typedef struct {
    EFI_STATUS_CODE_DATA    DataHeader;
    EFI_GUID                ErrorType;
    EFI_STATUS              Status;
} FSP_ERROR_INFO;
```

FSP\_ERROR\_INFO is provided as the optional EFI\_STATUS\_CODE\_DATA parameter to ReportStatusCode(). EFI\_STATUS\_CODE\_DATA provides a CallerId GUID, this CallerId combined with the ErrorType GUID describes the error to the bootloader.

When the FSP calls ReportStatusCode(), the Type parameter's EFI\_STATUS\_CODE\_TYPE\_MASK must be EFI\_ERROR\_CODE with the EFI\_STATUS\_CODE\_SEVERITY\_MASK >= EFI\_ERROR\_UNRECOVERED. The Value and Instance parameters must be 0.

The bootloader must register a listener for this status code. This listener should check if DataHeader.Type == STATUS\_CODE\_DATA\_TYPE\_FSP\_ERROR\_GUID to detect an FSP\_ERROR\_INFO notification. If an FSP\_ERROR\_INFO notification is encountered, the bootloader should assume that normal operation is no longer possible. In debug scenarios, this notification should be considered an ASSERT.

### 4.4 Dispatch Mode Integration

Dispatch Mode Integration Notes:

1. The FSP for this platform contains PEIMs compiled for the IA32 architecture. The boot loader therefore must utilize a PEI Foundation compiled for the IA32 architecture.
2. Since the FSP binary can be integrated into flash at any address, the boot loader has to report FSP FVs to the PEI and DXE dispatcher using PI specification defined mechanisms so PEIMs and DXE drivers inside the FSP Binary can be dispatched. FspmWrapperPeim and FspWrapperPeim from IntelFsp2WrapperPkg can aid in implementing this.
3. For this platform, FSP-T, FSP-M, and FSP-S contain 1 FV each.
4. The FSP distribution package will include a DSC file which contains all DynamicEx PCDs consumed by the FSP binary. The boot loader should include the DSC during its build process so that any PCDs defined by this DSC file are included in the boot loader's PCD database. This enables the boot loader and FSP to share a single PCD database.
  - A NULL library (FspPcdListLibNull.inf) is included in the FSP distribution package. This library should be included in one of the boot loader's PEIMs. This ensures all DynamicEx PCDs used by the FSP are included in the boot loader's PCD database. One can fulfill this requirement by including the following code snippet in \*BoardPkg.dsc:

```
IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf {
<LibraryClasses>
!if gIntelFsp2WrapperTokenSpaceGuid.PcdFspModeSelection == 0
#
# In FSP Dispatch mode below dummy library should be linked to bootloader PEIM
# to build all DynamicEx PCDs that FSP consumes into bootloader PCD database.
```

```

#
NULL|$(PLATFORM_FSP_BIN_PACKAGE)/Library/FspPcdListLib/FspPcdListLibNull.inf
!endif
}

```

5. The boot loader must provide at minimum 256KB of stack and 512KB of HOB heap to execute FSP on this platform.
6. In dispatch mode, the boot loader should not use FSP API calls described in chapter 5 of this document or chapter 8 of the FSP External Architecture Specification version 2.2. The TempRamInit API is the only exception, it is supported in both API mode and dispatch mode. All other APIs (MemoryInit, SiliconInit, etc.) should not be invoked.
7. For dispatch mode, FSP contains x64 DXE drivers to replace the NotifyPhase API. This eliminates thunking from 64bit to 32bit when using FSP dispatch mode. The boot loader should remove S3EndOfPeiNotify and FspWrapperNotifyDxe since they are no longer used in dispatch mode.
8. EFI\_PEI\_CORE\_FV\_LOCATION\_PPI should be installed by the boot loader's SEC phase. EFI\_PEI\_CORE\_FV\_LOCATION\_PPI.PeiCoreFvLocation should point to the first Firmware Volume (FV) in FSP-M so the PeiCore inside FSP will be invoked. If EFI\_PEI\_CORE\_FV\_LOCATION\_PPI is not installed or PeiCore cannot be found at the address specified by EFI\_PEI\_CORE\_FV\_LOCATION\_PPI.PeiCoreFvLocation, the PeiCore from the Boot Firmware Volume (BFV) will be invoked instead.
9. FSP-S requires multi-threaded code to complete silicon initialization on this platform. The bootloader must include the UefiCpuPkg/CpuMpPei/CpuMpPei.inf PEIM to provide the MP\_SERVICES implementation necessary for this. FSP-M can perform an INIT-SIPI-SIPI during the pre-memory phase. The bootloader should anticipate this and expect that an INIT-SIPI-SIPI will be needed after reaching post-memory.
10. FSPM\_ARCH\_CONFIG\_PPI->NvsBufferPtr is required by this FSP implementation. To enable the fast MRC training flow, the boot loader must to install this PPI to restore the previous MRC training data.

## Chapter 5

# FSP API Mode

### Overview

This release of the FSP implements the all APIs required by the FSP External Architecture Specification version 2.2. These APIs are only used when running the FSP in API mode. In Dispatch mode, these APIs are not used (with the exception of TempRamInit.) The FSP information header contains the address offset for these APIs. Register usage is described in the FSP External Architecture Specification version 2.2. Any usage not described by the specification is described in the individual sections below.

FSP API mode for this platform offers a reduced feature set compared to dispatch mode. For example, dispatch mode offers thousands of policy options that are not available in API mode. To access the full spectrum of platform features, use of FSP dispatch mode is recommended.

The sections below will highlight any changes that are specific to this FSP release.

## 5.1 FSP APIs

### 5.1.1 TempRamInit API

Please refer Chapter 8.6 in the FSP External Architecture Specification version 2.2 for complete details including the prototype, parameters and return value details for this API.

**TempRamInit is mandatory for this platform.**

TempRamInit does basic early initialization primarily setting up temporary RAM using cache. It returns ECX pointing to beginning of temporary memory and EDX pointing to end of temporary memory + 1. The total temporary ram currently available is given by [PcdTemporaryRamSize](#) starting from the base address of [PcdTemporaryRamBase](#). Out of the total temporary memory available, the last [PcdFspReservedBufferSize](#) bytes of space are reserved by the FSP for TempRamInit if temporary RAM initialization is done by the FSP. Any remaining space from **TemporaryRamBase**(ECX) to **TemporaryRamBase+TemporaryRamSize-FspReservedBufferSize** (EDX) is available for both bootloader and FSP use.

TempRamInit\*\* also sets up the code caching of the region passed in through CodeCacheBase and CodeCacheLength, which are input parameters to TempRamInitApi. if 0 is passed in for CodeCacheBase, the base used will be (4 GB - 1 - CodeCacheLength).

#### Note

: When programming MTRRs CodeCacheLength will be reduced, if the LLC size on the current processor is smaller than the requested size.

It is a requirement for Firmware to have a Firmware Interface Table (FIT). The FIT contains pointers to each microcode update. The microcode update is loaded for all logical processors before executing the reset vector. If more than one microcode update for the CPU is present, the microcode update with the latest revision is loaded.

FSPT\_UPD.MicrocodeRegionBase\*\* and **FSPT\_UPD.MicrocodeRegionLength** are input parameters to TempRamInit API. These values are required to be set to a valid microcode region to complete the TempRamInit() function successfully.

### 5.1.2 FspMemoryInit API

Please refer to Chapter 8.7 in the FSP External Architecture Specification version 2.2 for the prototype, parameters and return value details for this API.

The variable **FspmUpdPtr** is a pointer to the **FSPM\_UPD** structure which is described in the header file [FspmUpd.h](#).

The bootloader must pass valid a CAR region for FSP through **FSPM\_UPD.FspmArchUpd.StackBase** and **FSPM\_UPD.FspmArchUpd.StackSize** UPDs.

The FSP for this platform will run FspMemoryInit top of the stack provided by the bootloader instead of establishing a separate stack as described by the FSP External Architecture Specification version 2.1/2.2. The memory region provided by the **FSPM\_UPD.FspmArchUpd.StackBase** and **FSPM\_UPD.FspmArchUpd.StackSize** UPDs is used to establish a HOB heap. The names **StackBase** and **StackSize** can be confusing since they are **NOT** used for stack. These names were retained for backwards compatibility with FSP v2.0.

Below are the heap and stack requirements for FSP on this platform:

HOB Heap requirement:

HOB Heap	UPD	Setting
Base	FSPM_UPD.FspmArchUpd.StackBase	Any non-conflict CAR region (0xFE17F00 as default)
Size	FSPM_UPD.FspmArchUpd.StackSize	at least 512KB

Stack requirement: FSP's stack usage starts from the current stack pointer. The minimum stack size requirement for FSP-M is 256KB.

The bootloader must ensure that sufficient stack space is available to fulfill the FSP-M minimum stack size requirement at the point in execution where FspMemoryInit() is called. The stack allocated by the bootloader must be large enough for both FSP-M as well as any other parent function calls that are still on the stack at the point when FspMemoryInit() is called.

After FspMemoryInit() is completed, permanent memory is available. After this point, the memory pressure experienced early in boot is eliminated. Accordingly, right before FspMemoryInit() exits, any data that needs to be retained for later use by FspSiliconInit() will be copied to permanent memory. FspSiliconInit() will then execute on a second stack.

The base address of HECI device (Bus 0, Device 22, Function 0) is required to be initialized prior to calling FspMemoryInit(). The default address is programmed to 0xFEDB0000.

FspMemoryInit() will program the TSEG (SMRAM) memory size to 128MB, which is the maximum allowed by the processor design.

FspMemoryInit() will calculate the memory map by taking into account the size of several memory regions: TSEG, IED, ME stolen, Uncore PMRR, IOT, MOT, DPR, REMAP, TOLUD, TOUUD. These memory regions may not be initialized by FspMemoryInit(), but space will be reserved for them.

### 5.1.3 TempRamExit API

Please refer to Chapter 8.8 in the FSP external Architecture Specification version 2.2 for the prototype, parameters and return value details for this API.

The FSP for this platform doesn't have any input parameters for this API. The value of *TempRamExitParamPtr* should be NULL.

At the end of *TempRamExit* the original code and data cache are disabled. FSP will reconfigure all MTRRs as described in the table below. These MTRR values optimize performance in most scenarios. If the boot loader wishes to configure the MTRRs differently, they can be reprogrammed immediately after this API call.

Memory range	Cache Attribute
0xFF000000 - 0xFFFFFFFF (Flash region)	Write protect
0x00000000 - 0x0009FFFF	Write back
0x000C0000 - Top of Low Memory	Write back
xxxx - xxxx	x *Note1
0x100000000 - Top of High Memory	Write back *Note2

Stack requirement: 4KB of free stack space should be provided to execute **TempRamExit**.

Note1: Certain silicon features require specific cache types for specific memory ranges. These ranges will be configured by FSP when such features are enabled.

Note2: In some cases MTRRs might not be enough to cover all desired regions, in this case memory regions need to be adjusted for better alignment (e.g., adjust MmioSize or MmioSizeAdjustment UPD) Covering flash region and above 4GB memory is another case which may consume more MTRRs, when there is not enough MTRR available FSP will only cover above 4GB memory partially. In this case the boot loader can optimize MTRRs to remove flash from the cached regions after all needed data is loaded from flash and before booting the OS.

#### 5.1.4 FspSiliconInit API

Please refer to Chapter 8.9 in the FSP external Architecture Specification version 2.2 for the prototype, parameters and return value details for this API.

The variable *FspUpdPtr* is a pointer to the **FSPS\_UPD** structure which is described in the header file *FspUpd.h*.

It is expected that the boot loader will adjust MTRRs for SBSP if needed after **TempRamExit** but before entering **FspSiliconInit**. If the MTRRs are not programmed properly, boot performance can be impacted.

The region of 0x5\_8000 - 0x5\_8FFF is used by FspSiliconInit for starting APs. If this data is important to bootloader, then bootloader needs to preserve it before calling FspSiliconInit.

It is a requirement for the bootloader to have a Firmware Interface Table (FIT), which contains pointers to each microcode. The microcode is loaded for all cores before reset vector. If more than one microcode update for the CPU is present, the latest revision is loaded.

Stack requirement: 4KB of free stack space should be provided to execute *FspSiliconInit*.

#### 5.1.5 FspMultiPhaseSilnit API

Please refer Chapter 8.10 in the FSP External Architecture Specification version 2.2 for the prototype, parameters and return value details for this API.

This platform does not support the FspMultiPhaseSilnit API. The bootloader should not attempt to call FspMultiPhaseSilnit.

#### 5.1.6 NotifyPhase API

Please refer Chapter 8.11 in the FSP External Architecture Specification version 2.2 for the prototype, parameters and return value details for this API.

Stack requirement: 4KB of free stack space should be provided to execute *NotifyPhase*.

##### 5.1.6.1 PostPciEnumeration Notification

This phase *EnumInitPhaseAfterPciEnumeration* is to be called after PCI enumeration but before execution of third party code such as option ROMs.

### 5.1.6.2 ReadyToBoot Notification

This phase *EnumInitPhaseReadyToBoot* is to be called before giving control to the operating system. It includes some final initialization steps recommended by the BWG, including power management settings.

### 5.1.6.3 EndOfFirmware Notification

This phase *EnumInitEndOfFirmware* is to be called before the firmware/preboot environment transfers management of all system resources to the OS or next level execution environment. It includes final locking of chipset registers.

## 5.1.7 FSP Events API

Please refer Chapter 8.5 in the FSP External Architecture Specification version 2.2 for the prototype, parameters and return value details for these APIs.

This platform does not support FSP Events.

## 5.2 Reset Return Codes

As per FSP External Architecture Specification version 2.0/2.1/2.2, any reset required in the FSP flow will be reported by returning one of the FSP\_STATUS\_RESET\_REQUIRED\* return codes.

It is the boot loader's responsibility to reset the system according to the reset type requested.

Below table specifies the return status returned by FSP API and the requested reset type.

FSP_STATUS_RESET_REQUIRED Code	Reset Type requested
0x40000001	Cold Reset
0x40000002	Warm Reset
0x40000003	Global Reset - Puts the system through a Global Reset through HECI or a Full Reset through PCH
0x40000004	Reserved
0x40000005	Reserved
0x40000006	Reserved
0x40000007	Reserved
0x40000008	Reserved

## 5.3 UPD Porting Guide

Recommended values for UPDs:

UPD	Dependency	Description	Value
AllLanesPtr	Board design	Different board requires different value	tune
PerLanePtr	Board design	Different board requires different value	tune

## Chapter 6

# Porting Recommendations

Here are some notes and recommendations for adapting an existing boot loader to FSP.

### 6.1 FSP CMOS Usage

The FSP for this platform uses 3 bytes of CMOS memory for internal data storage. The boot loader and the operating system must not write to these locations in CMOS to ensure that any data written by the FSP is retained. These 3 bytes are located at the following offsets in CMOS memory:

- 0x2A
- 0x46
- 0x47

### 6.2 Locking SMRAM register

It is recommended that SMRAM be locked before any third party code (e.g. OpROM) execution. The point in execution where third party OpROMs begin executing can vary depending on the boot loader implementation. To provide flexibility, the FSP by default will not lock it. The boot loader should lock SMRAM by programming the following lock bit before any third party OpROM execution. Additionally, SMRAM should be locked before the **EnumInitPhaseReadyToBoot** notify phase is called. During S3 resume, the lock bit should be set right before the OS wake vector.

```
PciOr8 (B0: D0: F0: Register 0x88, BIT4);
```

```
Note: This register must be programmed using the legacy CF8/CFC PCI access mechanism. (MMIO access will not work)
```

### 6.3 Locking SMI register

It is recommended that the global SMI bit is locked before any third party code (e.g. OpROM) execution. SMM initialization flows may vary depending on boot loader implementation details. Accordingly, FSP will not lock it by default. The boot loader is responsible for locking the following registers after SMM configuration is complete. Set `AcpiBase + 0x30[0]` to 1b to enable global SMI. Set PMC PCI offset `A0h[4] = 1b` to lock SMI.





## Chapter 7

# FSP Output

The FSP builds a series of data structures called Hand-Off-Blocks (HOBs) as it progresses through initializing the silicon.

Please refer to the Platform Initialization (PI) Specification - Volume 3: Shared Architectural Elements specification for PI Architectural HOBs. Please refer Chapter 10 in the FSP External Architecture Specification version 2.2 for details about FSP Architectural HOBs.

The sections below describe the HOBs not covered in the above two specifications.

### 7.1 FSP\_ERROR\_INFO\_HOB

In the case of an error occurring during the execution of the FSP, the FSP may produce this HOB which describes the error in more detail. FSP\_ERROR\_INFO\_HOB is only used in FSP API Mode. In FSP Dispatch Mode, FSP may call ReportStatusCode() and provide a FSP\_ERROR\_INFO structure using the PI status code services.

```
#define FSP_ERROR_INFO_HOB_GUID \
{0x611e6a88, 0xad7, 0x4301, { 0x93, 0xff, 0xe4, 0x73, 0x04, 0xb4, 0x3d, 0xa6 }}

typedef struct {
    EFI_HOB_GUID_TYPE    GuidHob;
    EFI_STATUS_CODE_TYPE Type;
    EFI_STATUS_CODE_VALUE Value;
    UINT32               Instance;
    EFI_GUID             CallerId;
    EFI_GUID             ErrorType;
    UINT32               Status;
} FSP_ERROR_INFO_HOB;
```



## Chapter 8

## Todo List

Member [PCH\\_PM\\_CONFIG::RsvdBits0](#)  
ADD DESCRIPTION



## Chapter 9

# Deprecated List

**Member [FSPM\\_CONFIG::IsKtiNvramDataReady](#)**

- Not used and has no effect \$EN\_DIS

**Member [KTI\\_HOST\\_IN::ColdResetRequestEnd](#)**

Reserved.

**Member [KTI\\_HOST\\_IN::ColdResetRequestStart](#)**

Reserved.

**Member [KTI\\_HOST\\_IN::highGap](#)**

Reserved.

**Member [KTI\\_HOST\\_IN::lowGap](#)**

Reserved.

**Member [KTI\\_HOST\\_IN::OemCheckCpuPartsChangeSwap](#)**

Reserved, must be set to 0.

**Member [KTI\\_HOST\\_IN::OemGetAdaptedEqSettings](#)**

Reserved, must be set to 0.

**Member [KTI\\_HOST\\_IN::SplitLock](#)**

Reserved, must be set to 0.

**Member [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG::HsioRxSetCtle](#)**

, please use HsioRxSetCtle from [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)

**Member [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG::HsioRxSetCtleEnable](#)**

, please use HsioRxSetCtleEnable from [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)

**Member [PCH\\_SATA\\_PORT\\_CONFIG::HsioRxEqBoostMagAd](#)**

, please use HsioRxGen3EqBoostMag

**Member [PCH\\_SATA\\_PORT\\_CONFIG::HsioRxEqBoostMagAdEnable](#)**

, please use HsioRxGen3EqBoostMagEnable

**Member [PCH\\_SATA\\_PORT\\_CONFIG::HsioTxGen1DownscaleAmp](#)**

, please use HsioTxGen1DownscaleAmp in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)

**Member [PCH\\_SATA\\_PORT\\_CONFIG::HsioTxGen1DownscaleAmpEnable](#)**

, please use HsioTxGen1DownscaleAmpEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)

**Member [PCH\\_SATA\\_PORT\\_CONFIG::HsioTxGen2DownscaleAmp](#)**

, please use HsioTxGen2DownscaleAmp in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)

**Member [PCH\\_SATA\\_PORT\\_CONFIG::HsioTxGen2DownscaleAmpEnable](#)**

, please use HsioTxGen2DownscaleAmpEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)

Member [PCH\\_WAKE\\_CONFIG::Gp27WakeFromDeepSx](#)

Member [RAS\\_RC\\_POLICY\\_PPI::CrashLogClear](#)

Member [RAS\\_RC\\_POLICY\\_PPI::CrashLogReArm](#)

Member [SECURITY\\_POLICY::SgxDebugMode](#)

Member [SECURITY\\_POLICY::SgxSinitDataFromTpm](#)

SGX SVN data from TPM; 0: when SGX is disabled or TPM is not present or no data is present in TPM.

Member [SECURITY\\_POLICY::SgxSinitNvsData](#)

SGX NVS data from Flash passed during previous boot using CPU\_INFO\_PROTOCOL.SGX\_INFO; Pass value of zero if there is not data saved or when SGX is disabled.

---

## Chapter 10

# Class Index

### 10.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

<a href="#">_EFI_PEI_MP_SERVICES_PPI</a>	
This PPI is installed by some platform or chipset-specific PEIM that abstracts handling multiprocessor support . . . . .	33
<a href="#">_LIST_ENTRY</a>	
<a href="#">_LIST_ENTRY</a> structure definition . . . . .	33
<a href="#">_MEMORY_POLICY_PPI</a>	
Memory Policy PPI Definition . . . . .	34
<a href="#">_PCH_POLICY</a>	
The PCH Policy allows the platform code to publish a set of configuration information that the PCH drivers will use to configure the PCH hardware . . . . .	35
<a href="#">_RAS_IMC_S3_DATA_PPI</a>	
RAS IMC S3 Data PPI . . . . .	43
<a href="#">_UPI_POLICY_PPI</a>	
UPI Policy Structure . . . . .	44
<a href="#">AdvMemTestRankData</a>	
Define AdvMemTest Rank List item The input format is defined as follows: Rank number in bits[3:0] DIMM number in bits[7:4] Channel number in the MC in bits[11:8] MC number in bits[15:12] Socket number in bits [19:16] bits [31:20] are reserved For example: To test M <sub>0</sub> C 0, CH 1, DIMM 0, RANK 0 on Socket 0, you need to enter a value of 0x100 To test MC 1, CH 0, DIMM 0, RANK 0 on Socket 0, you need to enter a value of 0x1000 . . . . .	45
<a href="#">ALL_LANES_EPARAM_LINK_INFO</a>	
All Lanes PHY Configuration . . . . .	45
<a href="#">commonSetup</a>	
Common Platform Settings of MRC . . . . .	46
<a href="#">CPU_POLICY_HOB</a>	
CPU Initialization Policy Options . . . . .	48
<a href="#">ddrChannelSetup</a>	
Channel setup structure declaration . . . . .	50
<a href="#">ddrDimmSetup</a>	
DIMM enable/disable information . . . . .	51
<a href="#">ddrSocketSetup</a>	
Socket setup structure declaration . . . . .	51
<a href="#">DMI_HW_WIDTH_CONTROL</a>	
This structure allows to customize DMI HW Autonomous Width Control for Thermal and Mechanical spec design . . . . .	52
<a href="#">EFI_HOB_CPU</a>	
Describes processor information, such as address space and I/O space capabilities . . . . .	53

<a href="#">EFI_HOB_FIRMWARE_VOLUME</a>	Details the location of firmware volumes that contain firmware files . . . . .	54
<a href="#">EFI_HOB_FIRMWARE_VOLUME2</a>	Details the location of a firmware volume that was extracted from a file within another firmware volume . . . . .	54
<a href="#">EFI_HOB_FIRMWARE_VOLUME3</a>	Details the location of a firmware volume that was extracted from a file within another firmware volume . . . . .	56
<a href="#">EFI_HOB_GENERIC_HEADER</a>	Describes the format and size of the data inside the HOB . . . . .	57
<a href="#">EFI_HOB_GUID_TYPE</a>	Allows writers of executable content in the HOB producer phase to maintain and manage HOBs with specific <a href="#">GUID</a> . . . . .	58
<a href="#">EFI_HOB_HANDOFF_INFO_TABLE</a>	Contains general state information used by the HOB producer phase . . . . .	58
<a href="#">EFI_HOB_MEMORY_ALLOCATION</a>	Describes all memory ranges used during the HOB producer phase that exist outside the HOB list	60
<a href="#">EFI_HOB_MEMORY_ALLOCATION_BSP_STORE</a>	Defines the location of the boot-strap processor (BSP) BSPStore ("Backing Store Pointer Store")	61
<a href="#">EFI_HOB_MEMORY_ALLOCATION_HEADER</a>	<a href="#">EFI_HOB_MEMORY_ALLOCATION_HEADER</a> describes the various attributes of the logical memory allocation . . . . .	62
<a href="#">EFI_HOB_MEMORY_ALLOCATION_MODULE</a>	Defines the location and entry point of the HOB consumer phase . . . . .	63
<a href="#">EFI_HOB_MEMORY_ALLOCATION_STACK</a>	Describes the memory stack that is produced by the HOB producer phase and upon which all post-memory-installed executable content in the HOB producer phase is executing . . . . .	64
<a href="#">EFI_HOB_MEMORY_POOL</a>	Describes pool memory allocations . . . . .	65
<a href="#">EFI_HOB_RESOURCE_DESCRIPTOR</a>	Describes the resource properties of all fixed, nonrelocatable resource ranges found on the processor host bus during the HOB producer phase . . . . .	66
<a href="#">EFI_HOB_UEFI_CAPSULE</a>	Each UEFI capsule HOB details the location of a UEFI capsule . . . . .	68
<a href="#">EFI_IP_ADDRESS</a>	16-byte buffer aligned on a 4-byte boundary . . . . .	69
<a href="#">EFI_MAC_ADDRESS</a>	32-byte buffer containing a network Media Access Control address . . . . .	69
<a href="#">EFI_MMram_DESCRIPTOR</a>	Structure describing a MMram region and its accessibility attributes . . . . .	70
<a href="#">EFI_PEI_HOB_POINTERS</a>	Union of all the possible HOB Types . . . . .	71
<a href="#">EFI_TIME</a>	EFI Time Abstraction: Year: 1900 - 9999 Month: 1 - 12 Day: 1 - 31 Hour: 0 - 23 Minute: 0 - 59 Second: 0 - 59 Nanosecond: 0 - 999,999,999 TimeZone: -1440 to 1440 or 2047 . . . . .	71
<a href="#">FSPM_CONFIG</a>	FSP-M Configuration . . . . .	72
<a href="#">FSPM_UPD</a>	Fsp M UPD Configuration . . . . .	84
<a href="#">FSPS_CONFIG</a>	FSP-S Configuration . . . . .	85
<a href="#">FSPS_UPD</a>	Fsp S UPD Configuration . . . . .	86
<a href="#">FSPT_CONFIG</a>	FSP-T Configuration . . . . .	87
<a href="#">FSPT_CORE_UPD</a>	FSP-T Core UPD . . . . .	88



<a href="#">FSPT_UPD</a>	
Fsp T UPD Configuration . . . . .	88
<a href="#">GUID</a>	
128 bit buffer containing a unique identifier value . . . . .	89
<a href="#">IPv4_ADDRESS</a>	
4-byte buffer . . . . .	90
<a href="#">IPv6_ADDRESS</a>	
16-byte buffer . . . . .	90
<a href="#">KTI_HOST_IN</a>	
KTIRC input structure . . . . .	90
<a href="#">memSetup</a>	
Host memory setup structure declaration . . . . .	95
<a href="#">memTiming</a>	
Memory Timings Settings . . . . .	125
<a href="#">PCH_DCI_CONFIG</a>	
This structure contains the policies which are related to Direct Connection Interface (DCI) . . . .	128
<a href="#">PCH_DEVICE_INTERRUPT_CONFIG</a>	
The <a href="#">PCH_DEVICE_INTERRUPT_CONFIG</a> block describes interrupt pin, IRQ and interrupt mode for PCH device . . . . .	129
<a href="#">PCH_DMI_CONFIG</a>	
The <a href="#">PCH_DMI_CONFIG</a> block describes the expected configuration of the PCH for DMI . . . .	129
<a href="#">PCH_FLASH_PROTECTION_CONFIG</a>	
PCH Flash Protection Configuration . . . . .	130
<a href="#">PCH_GBL2HOST_EN</a>	
This <a href="#">PCH_GBL2HOST_EN</a> specifies enable bits related to the "Convert Global Resets to Host Resets" (G2H) feature . . . . .	131
<a href="#">PCH_GENERAL_CONFIG</a>	
PCH General Configuration . . . . .	131
<a href="#">PCH_HDAUDIO_CONFIG</a>	
This structure contains the policies which are related to HD Audio device (cAVS) . . . . .	132
<a href="#">PCH_HPET_CONFIG</a>	
The <a href="#">PCH_HPET_CONFIG</a> block passes the bus/device/function value for HPET . . . . .	134
<a href="#">PCH_HSIO_PCIE_CONFIG</a>	
The <a href="#">PCH_HSIO_PCIE_CONFIG</a> block describes the configuration of the HSIO for PCIe lanes .	134
<a href="#">PCH_HSIO_PCIE_LANE_CONFIG</a>	
The <a href="#">PCH_HSIO_PCIE_LANE_CONFIG</a> describes HSIO settings for PCIe lane . . . . .	135
<a href="#">PCH_HSIO_PCIE_WM20_CONFIG</a>	
The <a href="#">PCH_HSIO_PCIE_WM20_CONFIG</a> block describes the configuration of the HSIO for PCIe lanes . . . . .	137
<a href="#">PCH_HSIO_SATA_CONFIG</a>	
The <a href="#">PCH_HSIO_SATA_CONFIG</a> block describes the HSIO configuration of the SATA controller	138
<a href="#">PCH_HSIO_SATA_PORT_LANE</a>	
The <a href="#">PCH_HSIO_SATA_PORT_LANE</a> describes HSIO settings for SATA Port lane . . . . .	138
<a href="#">PCH_INTERRUPT_CONFIG</a>	
The <a href="#">PCH_INTERRUPT_CONFIG</a> block describes interrupt settings for PCH . . . . .	140
<a href="#">PCH_IOAPIC_CONFIG</a>	
The <a href="#">PCH_IOAPIC_CONFIG</a> block describes the expected configuration of the PCH IO APIC, it's optional and PCH code would ignore it if the BdfValid bit is not TRUE . . . . .	141
<a href="#">PCH_LAN_CONFIG</a>	
PCH integrated LAN controller configuration settings . . . . .	142
<a href="#">PCH_LOCK_DOWN_CONFIG</a>	
The <a href="#">PCH_LOCK_DOWN_CONFIG</a> block describes the expected configuration of the PCH for security requirement . . . . .	142
<a href="#">PCH_LPC_CONFIG</a>	
This structure contains the policies which are related to LPC . . . . .	144
<a href="#">PCH_LPC_SIRQ_CONFIG</a>	
The <a href="#">PCH_LPC_SIRQ_CONFIG</a> block describes the expected configuration of the PCH for Serial IRQ . . . . .	145

<a href="#">PCH_MEMORY_THROTTLING</a>	
This structure supports an external memory thermal sensor (TS-on-DIMM or TS-on-Board)	146
<a href="#">PCH_P2SB_CONFIG</a>	
This structure contains the policies which are related to P2SB device	147
<a href="#">PCH_PCIE_CONFIG</a>	
The <a href="#">PCH_PCIE_CONFIG</a> block describes the expected configuration of the PCH PCI Express controllers	147
<a href="#">PCH_PCIE_CONFIG2</a>	
The <a href="#">PCH_PCIE_CONFIG2</a> block describes the additional configuration of the PCH PCI Express controllers	150
<a href="#">PCH_PCIE_EQ_LANE_PARAM</a>	
Represent lane specific PCIe Gen3 equalization parameters	151
<a href="#">PCH_PCIE_ROOT_PORT_CONFIG</a>	
The <a href="#">PCH_PCIE_ROOT_PORT_CONFIG</a> describe the feature and capability of each PCH PCIe root port	152
<a href="#">PCH_PM_CONFIG</a>	
The <a href="#">PCH_PM_CONFIG</a> block describes expected miscellaneous power management settings	155
<a href="#">PCH_PORT61H_SMM_CONFIG</a>	
This structure is used for the emulation feature for Port61h read	159
<a href="#">PCH_POWER_RESET_STATUS</a>	
This <a href="#">PCH_POWER_RESET_STATUS</a> Specifies which Power/Reset bits need to be cleared by the PCH Init Driver	159
<a href="#">PCH_RST_PCIE_STORAGE_CONFIG</a>	
This structure describes the details of Intel RST for PCIe Storage remapping Note: In order to use this feature, Intel RST Driver is required	160
<a href="#">PCH_SATA_CONFIG</a>	
The <a href="#">PCH_SATA_CONFIG</a> block describes the expected configuration of the SATA controllers	161
<a href="#">PCH_SATA_PORT_CONFIG</a>	
This structure configures the features, property, and capability for each SATA port	163
<a href="#">PCH_SATA_RST_CONFIG</a>	
Rapid Storage Technology settings	165
<a href="#">PCH_SKYCAM_CIO2_FLS_CONFIG</a>	
The <a href="#">PCH_SKYCAM_CIO2_FLS_CONFIG</a> block describes SkyCam CIO2 FLS registers configuration	166
<a href="#">PCH_SMBUS_CONFIG</a>	
The <a href="#">SMBUS_CONFIG</a> block lists the reserved addresses for non-ARP capable devices in the platform	167
<a href="#">PCH_SPI_CONFIG</a>	
This structure contains the policies which are related to SPI	168
<a href="#">PCH_SSIC_CONFIG</a>	
These members describe some settings which are related to the SSIC ports	168
<a href="#">PCH_THERMAL_CONFIG</a>	
The <a href="#">PCH_THERMAL_CONFIG</a> block describes the expected configuration of the PCH for Thermal	169
<a href="#">PCH_THERMAL_THROTTLING</a>	
This structure decides the settings of PCH Thermal throttling	170
<a href="#">PCH_TRACE_HUB_CONFIG</a>	
The <a href="#">PCH_TRACE_HUB_CONFIG</a> block describes TraceHub settings for PCH	171
<a href="#">PCH_USB20_PORT_CONFIG</a>	
This structure configures per USB2 port physical settings	171
<a href="#">PCH_USB30_PORT_CONFIG</a>	
This structure describes whether the USB3 Port N of PCH is enabled by platform modules	172
<a href="#">PCH_USB_CONFIG</a>	
This member describes the expected configuration of the PCH USB controllers, Platform modules may need to refer Setup options, schematic, BIOS specification to update this field	173
<a href="#">PCH_WAKE_CONFIG</a>	
This structure allows to customize PCH wake up capability from S5 or DeepSx by WOL, LAN, PCIE wake events	175

<a href="#">PCH_WDT_CONFIG</a>	
This policy clears status bits and disable watchdog, then lock the WDT registers . . . . .	176
<a href="#">PCH_XDCI_CONFIG</a>	
The <a href="#">PCH_XDCI_CONFIG</a> block describes the configurations of the xDCI Usb Device controller	176
<a href="#">PCH_XHCI_SSI_PORT</a>	
These members describe some settings which are related to the SSIC ports . . . . .	177
<a href="#">PER_LANE_EPARAM_LINK_INFO</a>	
Per Lane PHY Configuration . . . . .	177
<a href="#">PPR_ADDR</a>	
PPR DRAM Address . . . . .	178
<a href="#">PPR_ADDR_MRC_SETUP</a>	
PPR Address, buffer to hold DRAM Address that need to be repaired.	
178	
<a href="#">PROTECTED_RANGE</a>	
The PCH provides a method for blocking writes and reads to specific ranges in the SPI flash when the Protected Ranges are enabled . . . . .	179
<a href="#">PSMI_POLICY_DATA_HOB</a>	
PSMI policy . . . . .	179
<a href="#">RAS_RC_POLICY_PPI</a>	
RAS policy being requested of RC . . . . .	180
<a href="#">SATA_THERMAL_THROTTLE</a>	
This structure lists PCH supported SATA thermal throttling register setting for customization . .	181
<a href="#">SECURITY_POLICY</a>	
Security Policy . . . . .	182
<a href="#">sysSetup</a>	
Platform Setting for MRC . . . . .	184
<a href="#">THERMAL_THROTTLE_LEVELS</a>	
This structure lists PCH supported throttling register setting for customization . . . . .	185
<a href="#">TRACE_INFO</a>	
Trace Info . . . . .	186
<a href="#">TS_GPIO_PIN_SETTING</a>	
This structure configures PCH memory throttling thermal sensor GPIO PIN settings . . . . .	187



# Chapter 11

## File Index

### 11.1 File List

Here is a list of all documented files with brief descriptions:

<a href="#">Base.h</a>	Root include file for Mde Package Base type modules . . . . .	189
<a href="#">CpuPolicyHob.h</a>	CPU Policy HOB . . . . .	203
<a href="#">FspFixedPcds.h</a>	This file lists all FixedAtBuild PCDs referenced in FSP integration guide . . . . .	204
<a href="#">FspmUpd.h</a>	Copyright (c) 2021, Intel Corporation . . . . .	204
<a href="#">FspSUpd.h</a>	Copyright (c) 2021, Intel Corporation . . . . .	206
<a href="#">FspTUpd.h</a>	Copyright (c) 2021, Intel Corporation . . . . .	207
<a href="#">FspUpd.h</a>	Copyright (c) 2021, Intel Corporation . . . . .	208
<a href="#">KtiHost.h</a>	. . . . .	209
<a href="#">MemoryPolicyPpi.h</a>	Header file defining MEMORY_POLICY_PPI, which is for platform code to set platform specific configurations of memory reference code . . . . .	210
<a href="#">MpServices.h</a>	This file declares UEFI PI Multi-processor PPI . . . . .	211
<a href="#">PchPolicyCommon.h</a>	PCH configuration based on PCH policy . . . . .	216
<a href="#">PiHob.h</a>	HOB related definitions in PI . . . . .	220
<a href="#">PiMultiPhase.h</a>	Include file matches things in PI for multiple module types . . . . .	222
<a href="#">PsmiPolicyHob.h</a>	PSMI Policy HOB . . . . .	225
<a href="#">RasImcS3Data.h</a>	RAS IMC S3 Data Load PPI . . . . .	225
<a href="#">RasRcPolicyPpi.h</a>	RAS Policy PPI header file . . . . .	226
<a href="#">SecurityPolicy.h</a>	Provides data structure information used by ServerSecurity features in Mtkme etc . . . . .	227
<a href="#">UefiBaseType.h</a>	Defines data types and constants introduced in UEFI . . . . .	228
<a href="#">UpiPolicyPpi.h</a>	Silicon Policy PPI is used for specifying platform related Intel silicon information and policy setting	231



## Chapter 12


# Class Documentation

### 12.1 \_EFI\_PEI\_MP\_SERVICES\_PPI Struct Reference

This PPI is installed by some platform or chipset-specific PEIM that abstracts handling multiprocessor support.

```
#include <MpServices.h>
```

Collaboration diagram for \_EFI\_PEI\_MP\_SERVICES\_PPI:



#### 12.1.1 Detailed Description

This PPI is installed by some platform or chipset-specific PEIM that abstracts handling multiprocessor support.

Definition at line 265 of file `MpServices.h`.

The documentation for this struct was generated from the following file:

- [MpServices.h](#)

### 12.2 \_LIST\_ENTRY Struct Reference

[\\_LIST\\_ENTRY](#) structure definition.

```
#include <Base.h>
```

Collaboration diagram for `_LIST_ENTRY`:



### 12.2.1 Detailed Description

[\\_LIST\\_ENTRY](#) structure definition.

Definition at line 256 of file `Base.h`.

The documentation for this struct was generated from the following file:


- [Base.h](#)

## 12.3 \_MEMORY\_POLICY\_PPI Struct Reference

Memory Policy PPI Definition.

```
#include <MemoryPolicyPpi.h>
```

Collaboration diagram for `_MEMORY_POLICY_PPI`:





## Public Attributes

- [UINT32 Revision](#)

*Revision of this PPI.*

- [SYS\\_SETUP](#) \* [SysSetup](#)

*This data structure contains all platform level configuration for MRC.*

### 12.3.1 Detailed Description

Memory Policy PPI Definition.

Definition at line 2097 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [MemoryPolicyPpi.h](#)


## 12.4 \_PCH\_POLICY Struct Reference

The PCH Policy allows the platform code to publish a set of configuration information that the PCH drivers will use to configure the PCH hardware.

```
#include <PchPolicyCommon.h>
```

---

Collaboration diagram for `_PCH_POLICY`:



## Public Attributes

- `UINT8 Revision`  
This member specifies the revision of the PCH policy PPI.
- `UINT8 Port80Route`  
Control where the Port 80h cycles are sent, **0: LPC**; **1: PCI**.
- `UINT16 AcpiBase`  
Power management I/O base address. Default is **0x1800**.
- `PCH_GENERAL_CONFIG PchConfig`  
PCH General configuration.
- `PCH_PCIE_CONFIG PcieConfig`  
This member describes PCI Express controller's related configuration.
- `PCH_SATA_CONFIG SataConfig`  
SATA controller's related configuration.
- `PCH_USB_CONFIG UsbConfig`  
This member describes USB controller's related configuration.
- `PCH_IOAPIC_CONFIG IoApicConfig`

- This member describes IOAPIC related configuration.*

    - [PCH\\_HPET\\_CONFIG HpetConfig](#)
  - This member describes HPET related configuration.*

    - [PCH\\_HDAUDIO\\_CONFIG HdAudioConfig](#)
  - This member describes the Intel HD Audio (Azalia) related configuration.*

    - [PCH\\_LAN\\_CONFIG LanConfig](#)
  - LAN controller settings.*

    - [PCH\\_SMBUS\\_CONFIG SmbusConfig](#)
  - This member describes SMBus related configuration.*

    - [PCH\\_LOCK\\_DOWN\\_CONFIG LockDownConfig](#)
  - This member describes LockDown related configuration.*

    - [PCH\\_THERMAL\\_CONFIG ThermalConfig](#)
  - This member describes Thermal related configuration.*

    - [PCH\\_PM\\_CONFIG PmConfig](#)
  - This member describes miscellaneous platform power management configurations.*

    - [PCH\\_DMI\\_CONFIG DmiConfig](#)
  - This member describes DMI related configuration.*

    - [PCH\\_LPC\\_SIRQ\\_CONFIG SerialIrqConfig](#)
  - This member describes the expected configuration of the PCH for Serial IRQ.*

    - [PCH\\_INTERRUPT\\_CONFIG PchInterruptConfig](#)
  - This member describes interrupt settings for PCH.*

    - [PCH\\_TRACE\\_HUB\\_CONFIG PchTraceHubConfig](#)
  - This member describes TraceHub settings for PCH.*

    - [PCH\\_PORT61H\\_SMM\\_CONFIG Port61hSmmConfig](#)
  - This member describes the enabling of emulation for port 61h.*

    - [PCH\\_FLASH\\_PROTECTION\\_CONFIG FlashProtectConfig](#)
  - This member describes the Flash Protection related configuration.*

    - [PCH\\_SATA\\_CONFIG sSataConfig](#)
  - This member describes the sSata related configuration.*

    - [PCH\\_WDT\\_CONFIG WdtConfig](#)
  - This member contains WDT enable configuration.*

    - [PCH\\_P2SB\\_CONFIG P2sbConfig](#)
  - This member contains P2SB configuration.*

    - [PCH\\_DCI\\_CONFIG DciConfig](#)
  - This member contains DCI configuration.*

    - [UINT8 TempPciBusMin](#)
  - Platform specific common policies that used by several silicon components.*

    - [UINT32 TempMemBaseAddr](#)
  - Temporary Memory Base Address for PCI devices to be used to initialize MMIO registers.*

    - [PCH\\_LPC\\_CONFIG LpcConfig](#)
  - This member contains LPC configuration.*

    - [PCH\\_SKYCAM\\_CIO2\\_FLS\\_CONFIG PchCio2FlsConfig](#)
  - This member describes SkyCam CIO2 FLS registers configuration.*

    - [PCH\\_SPI\\_CONFIG SpiConfig](#)
  - This member contains SPI configuration.*

    - [PCH\\_HSIO\\_SATA\\_CONFIG HsioSataConfig](#)
  - This member describes HSIO settings for SATA controller.*

    - [PCH\\_HSIO\\_SATA\\_CONFIG HsiosSataConfig](#)
  - This member describes HSIO settings for second SATA controller.*

    - [PCH\\_HSIO\\_PCIE\\_CONFIG HsioPcieConfig](#)
  - This member describes HSIO settings for PCIe controller.*
-

- [PCH\\_HSIO\\_PCIE\\_WM20\\_CONFIG HsioPcieConfigFIWM20](#)

*This member describes HSIO settings for FIA WM20 PCIe.*

- [PCH\\_PCIE\\_CONFIG2 PcieConfig2](#)

*This is the extension of PCIE CONFIG.*

### 12.4.1 Detailed Description

The PCH Policy allows the platform code to publish a set of configuration information that the PCH drivers will use to configure the PCH hardware.

The Revision field is used to accommodate backward compatible changes to the PPI/protocol. The Revision should be initialized to PCH\_POLICY\_REVISION\_X by the PPI producer. The BusNumber field is used for platform to assign Bus number with multiple instances.

All reserved/unused fields must be initialized with zeros.

Definition at line 1814 of file PchPolicyCommon.h.

### 12.4.2 Member Data Documentation

#### 12.4.2.1 PCH\_IOAPIC\_CONFIG\_PCH\_POLICY::IoApicConfig

This member describes IOAPIC related configuration.

Determines IO APIC ID and IO APIC Range.

Definition at line 2046 of file PchPolicyCommon.h.

#### 12.4.2.2 UINT8\_PCH\_POLICY::Revision

This member specifies the revision of the PCH policy PPI.

This field is used to indicate backwards compatible changes to the protocol. Platform code that produces this PPI must fill with the correct revision value for the PCH reference code to correctly interpret the content of the PPI fields.

Revision 1: Original version

- Add DciAutoDetect policy in [PCH\\_GENERAL\\_CONFIG](#).
- Add SbiUnlock policy in [PCH\\_P2SB\\_CONFIG](#).
- Add the following policies in PCH\_ISH\_CONFIG:
  - SpiGpioAssign
  - Uart0GpioAssign
  - Uart1GpioAssign
  - I2c0GpioAssign
  - I2c1GpioAssign
  - I2c2GpioAssign
  - Gp0GpioAssign
  - Gp1GpioAssign
  - Gp2GpioAssign
  - Gp3GpioAssign
  - Gp4GpioAssign
  - Gp5GpioAssign
  - Gp6GpioAssign

- Gp7GpioAssign
- Add ClkReqSupported and ClkReqDetect in [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG](#).
- Add the following in PCH\_SKYCAM\_CIO2\_CONFIG
  - SkyCamPortATermOvrEnable
  - SkyCamPortBTermOvrEnable
  - SkyCamPortCTermOvrEnable
  - SkyCamPortDTermOvrEnable
- Add UartHwFlowCtrl in PCH\_SERIAL\_IO
- Move DciEn and DciAutoDetect to [PCH\\_DCI\\_CONFIG](#)

Revision 2: Updated version

- Add Enable policy in [PCH\\_SSIC\\_CONFIG](#)
- Deprecated Target Debugger option of EnableMode in [PCH\\_TRACE\\_HUB\\_CONFIG](#)
- Deprecated the following policies in [PCH\\_TRACE\\_HUB\\_CONFIG](#)
  - MemReg0WrapEnable
  - MemReg1WrapEnable
  - TraceDestination
  - PtiMode
  - PtiSpeed
  - PtiTraining
- Deprecated the Usb3PinsTermination and ManualModeUsb30PerPinEnable in PCH\_XHCI\_CONFIG
- Redefine the Enable policy in [PCH\\_HPET\\_CONFIG](#)
- Add EnhancePort8xhDecoding in [PCH\\_LPC\\_CONFIG](#)
- Add PsfUnlock in [PCH\\_P2SB\\_CONFIG](#)
- Add AllowNoLtrIccPllShutdown in [PCH\\_PCIE\\_CONFIG](#)
- Add PdtUnlock in PCH\_ISH\_CONFIG
- Remove PwrMBase from policy since the base address is predefined.
- Add DspEndpointDmic, DspEndpointBluetooth, DspEndpointI2s in [PCH\\_HDAUDIO\\_CONFIG](#)
- Add Gen3EqPh3Method and EqPh3LaneParam in PCH\_PCIE\_ROOT\_PORT\_CONFIG/PCH\_PCIE\_CONFIG
- Remove SlotImplemented and PmeInterrupt from [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG](#)

Revision 3: Updated version

- Add PwrBtnOverridePeriod policy in [PCH\\_PM\\_CONFIG](#)
- Add USB20\_AFE in [PCH\\_USB20\\_PORT\\_CONFIG](#)
- Add ClkReqSupported in [PCH\\_LAN\\_CONFIG](#)

Revision 4: Updated version

- Add DeviceResetPad and DeviceResetPadActiveHigh in [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG](#)

Revision 5: Updated version

- Deprecated ScsSdioMode in PCH\_SCS\_CONFIG
- Deprecated PchScsSdioMode (PCH\_SCS\_DEV\_SD\_MODE enum) for ScsSdSwitch in PCH\_SCS\_CONFIG
- Add HSIO RX and TX EQ policy for PCIe and SATA
- Add ComplianceTestMode in [PCH\\_PCIE\\_CONFIG](#)

Revision 6: Updated version

- Add DisableEnergyReport in [PCH\\_PM\\_CONFIG](#)

Revision 7: Updated version

- Deprecated Enabled as Acpi device option of DeviceEnable in PCH\_SKYCAM\_CIO2\_CONFIG
  - Add [PCH\\_SKYCAM\\_CIO2\\_FLS\\_CONFIG](#) with the following elements:
    - PortACTleEnable
    - PortBCtleEnable
    - PortCCtleEnable
    - PortDCtleEnable
    - PortACTleCapValue
    - PortBCtleCapValue
    - PortCCtleCapValue
    - PortDCtleCapValue
    - PortACTleResValue
    - PortBCtleResValue
    - PortCCtleResValue
    - PortDCtleResValue
    - PortATrimEnable
    - PortBTrimEnable
    - PortCTrimEnable
    - PortDTrimEnable
    - PortADDataTrimValue
    - PortBDDataTrimValue
    - PortCDDataTrimValue
    - PortDDDataTrimValue
    - PortAClkTrimValue
    - PortBClkTrimValue
    - PortCClkTrimValue
    - PortDClkTrimValue
  - Rename and reorder the policies for better understanding.
    - HsioTxOutDownscaleAmpAd3GbsEnable to HsioTxGen1DownscaleAmpEnable
    - HsioTxOutDownscaleAmpAd6GbsEnable to HsioTxGen2DownscaleAmpEnable
    - HsioTxOutDownscaleAmpAd3Gbs to HsioTxGen2DownscaleAmp
    - HsioTxOutDownscaleAmpAd6Gbs to HsioTxGen2DownscaleAmp
  - Update SerialIo DevMode default to PCI mode.
-

Revision 8: Updated version

- Deprecate GP27WakeFromDeepSx and add LanWakeFromDeepSx to align EDS naming
- Add ShowSpiController policy and [PCH\\_SPI\\_CONFIG](#).
- Add DspUaaCompliance in [PCH\\_HDAUDIO\\_CONFIG](#)
- Add PchPcieEqHardware support in [PCH\\_PCIE\\_EQ\\_METHOD](#)

Revision 9: Updated version

- Add DebugUartNumber and EnableDebugUartAfterPost in [PCH\\_SERIAL\\_IO\\_CONFIG](#)
- Add DetectTimeoutMs in [PCH\\_PCIE\\_CONFIG](#)
- Add PciePIISsc in [PCH\\_PM\\_CONFIG](#)

Revision 10: Updated version

- Add HsioTxDeEmph in [PCH\\_USB30\\_PORT\\_CONFIG](#)
- Add HsioTxDownscaleAmp in [PCH\\_USB30\\_PORT\\_CONFIG](#)
- Add HsioTxDeEmphEnable in [PCH\\_USB30\\_PORT\\_CONFIG](#)
- Add HsioTxDownscaleAmpEnable in [PCH\\_USB30\\_PORT\\_CONFIG](#)
- Deprecated [PCH\\_SATA\\_PORT\\_CONFIG.HsioRxEqBoostMagAdEnable](#)
- Deprecated [PCH\\_SATA\\_PORT\\_CONFIG.HsioRxEqBoostMagAd](#)
- Deprecated [PCH\\_SATA\\_PORT\\_CONFIG.HsioTxGen1DownscaleAmpEnable](#)
- Deprecated [PCH\\_SATA\\_PORT\\_CONFIG.HsioTxGen1DownscaleAmp](#)
- Deprecated [PCH\\_SATA\\_PORT\\_CONFIG.HsioTxGen2DownscaleAmpEnable](#)
- Deprecated [PCH\\_SATA\\_PORT\\_CONFIG.HsioTxGen2DownscaleAmp](#)
- Add [PCH\\_HSIO\\_SATA\\_CONFIG](#) HsioSataConfig in [PCH\\_POLICY](#)
- Add HsioRxGen1EqBoostMagEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioRxGen1EqBoostMag in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioRxGen2EqBoostMagEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioRxGen2EqBoostMag in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioTxGen1DeEmphEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioTxGen1DeEmph in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioTxGen2DeEmphEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioTxGen2DeEmph in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioTxGen3DeEmphEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioTxGen3DeEmph in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioTxGen3DownscaleAmpEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add HsioTxGen3DownscaleAmp in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)
- Add [PCH\\_HSIO\\_PCIE\\_CONFIG](#) HsioPcieConfig in [PCH\\_POLICY](#)

- Deprecated [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG.HsioRxSetCtleEnable](#)
- Deprecated [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG.HsioRxSetCtle](#)
- Add HsioRxSetCtleEnable in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioRxSetCtle in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen1DownscaleAmpEnable in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen1DownscaleAmp in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen2DownscaleAmpEnable in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen2DownscaleAmp in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen3DownscaleAmpEnable in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen3DownscaleAmp in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen1DeEmphEnable in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen1DeEmph in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen2DeEmph3p5Enable in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen2DeEmph3p5 in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen2DeEmph6p0Enable in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add HsioTxGen2DeEmph6p0 in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)
- Add DisableDsxAcpresentPulldown in [PCH\\_PM\\_CONFIG](#)
- Add DynamicPowerGating in [PCH\\_SMBUS\\_CONFIG](#)
- Add ZpOdd in [PCH\\_SATA\\_PORT\\_CONFIG](#)
- Add Uptp and Dptp in [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG](#)
- Add [PCH\\_PCIE\\_CONFIG2](#) PcieConfig2 in PCH\_POLICY

Revision 11: Updated version

- Add DisableComplianceMode in [PCH\\_USB\\_CONFIG](#)

Revision 12: Updated version

- Add PmcReadDisable in [PCH\\_PM\\_CONFIG](#)
- Add CapsuleResetType in [PCH\\_PM\\_CONFIG](#)
- Add RpFunctionSwap in [PCH\\_PCIE\\_CONFIG](#)

Revision 13: Update version

- Add DisableNativePowerButton in [PCH\\_PM\\_CONFIG](#)
  - Add MaxPayload in [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG](#)
  - Add IDispCodecDisconnect in [PCH\\_HDAUDIO\\_CONFIG](#) Revision 13a: Server updates
  - Add HsioIcfgAdjLimitLoEnable
  - Add HsioIcfgAdjLimitLo
  - Add HsioSampOffstEvenErrSpEnable
-



- Add HsioSampOffstEvenErrSp
- Add HsioRemainingSamplerOffEnable
- Add HsioRemainingSamplerOff
- Add HsioVgaGainCal in [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)

Definition at line 2019 of file PchPolicyCommon.h.

#### 12.4.2.3 PCH\_SATA\_CONFIG \_PCH\_POLICY::SataConfig

SATA controller's related configuration.

SATA configuration that decides which Mode the SATA controller should operate in and whether PCH SATA TEST mode is enabled.

Definition at line 2037 of file PchPolicyCommon.h.

#### 12.4.2.4 UINT32 \_PCH\_POLICY::TempMemBaseAddr

Temporary Memory Base Address for PCI devices to be used to initialize MMIO registers.

Minimum size is 2MB bytes

Definition at line 2129 of file PchPolicyCommon.h.

#### 12.4.2.5 UINT8 \_PCH\_POLICY::TempPciBusMin

Platform specific common policies that used by several silicon components.

Temp Bus Number range available to be assigned to each root port and its downstream devices for initialization of these devices before PCI Bus enumeration.

Definition at line 2123 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.5 \_RAS\_IMC\_S3\_DATA\_PPI Struct Reference

RAS IMC S3 Data PPI.

```
#include <RasImcS3Data.h>
```

Collaboration diagram for \_RAS\_IMC\_S3\_DATA\_PPI:



## Public Attributes

- [RAS\\_IMC\\_S3\\_DATA\\_PPI\\_GET\\_IMC\\_S3\\_RAS\\_DATA](#) `GetImcS3RasData`  
*Retrieves data for S3 saved memory RAS features from non-volatile storage.*

### 12.5.1 Detailed Description

RAS IMC S3 Data PPI.

Definition at line 50 of file `RasImcS3Data.h`.

The documentation for this struct was generated from the following file:


- [RasImcS3Data.h](#)

## 12.6 \_UPI\_POLICY\_PPI Struct Reference

UPI Policy Structure.

```
#include <UpiPolicyPpi.h>
```

Collaboration diagram for `_UPI_POLICY_PPI`:



## Public Attributes

- `UINT32` [Revision](#)  
*This member specifies the revision of the `UPI_POLICY_PPI`.*
- [KTI\\_HOST\\_IN](#) `Upi`  
*KTIRC input structure.*

### 12.6.1 Detailed Description

UPI Policy Structure.

Definition at line 30 of file `UpiPolicyPpi.h`.

### 12.6.2 Member Data Documentation

## 12.6.2.1 UINT32 \_UPI\_POLICY\_PPI::Revision

This member specifies the revision of the UPI\_POLICY\_PPI.

This field is used to indicate backwards compatible changes to the INTERFACE. Platform code that produces this INTERFACE must fill with the correct revision value for UPI code to correctly interpret the content of the INTERFACE fields.

Definition at line 37 of file UpiPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [UpiPolicyPpi.h](#)

## 12.7 AdvMemTestRankData Union Reference

Define AdvMemTest Rank List item The input format is defined as follows: Rank number in bits[3:0] DIMM number in bits[7:4] Channel number in the MC in bits[11:8] MC number in bits[15:12] Socket number in bits [19:16] bits [31:20] are reserved For example: To test MC 0, CH 1, DIMM 0, RANK 0 on Socket 0, you need to enter a value of 0x100 To test MC 1, CH 0, DIMM 0, RANK 0 on Socket 0, you need to enter a value of 0x1000.

```
#include <MemoryPolicyPpi.h>
```

### 12.7.1 Detailed Description

Define AdvMemTest Rank List item The input format is defined as follows: Rank number in bits[3:0] DIMM number in bits[7:4] Channel number in the MC in bits[11:8] MC number in bits[15:12] Socket number in bits [19:16] bits [31:20] are reserved For example: To test MC 0, CH 1, DIMM 0, RANK 0 on Socket 0, you need to enter a value of 0x100 To test MC 1, CH 0, DIMM 0, RANK 0 on Socket 0, you need to enter a value of 0x1000.

Definition at line 407 of file MemoryPolicyPpi.h.

The documentation for this union was generated from the following file:

- [MemoryPolicyPpi.h](#)

## 12.8 ALL\_LANES\_EPARAM\_LINK\_INFO Struct Reference

All Lanes PHY Configuration.

```
#include <KtiHost.h>
```

### Public Attributes

- UINT8 [SocketID](#)  
*Socket ID.*
- UINT8 [Freq](#)  
*The Link Speed these TXEQ settings should be used for.*
- UINT32 [Link](#)  
*Port Number.*
- UINT32 [AllLanesTXEQ](#)  
*TXEQ Setting.*
- UINT8 [CTLEPEAK](#)  
*CTLE Peaking Setting.*

### 12.8.1 Detailed Description

All Lanes PHY Configuration.

This is for full speed mode, all lanes have the same TXEQ setting

Definition at line 121 of file KtiHost.h.

The documentation for this struct was generated from the following file:

- [KtiHost.h](#)

## 12.9 commonSetup Struct Reference

Common Platform Settings of MRC.

```
#include <MemoryPolicyPpi.h>
```

### Public Attributes

- UINT32 [options](#)  
*Flags for common platform settings.*
- UINT8 [debugJumper](#)  
*MRC debug feature.*
- UINT32 [serialDebugMsgLvl](#)  
*Specifies what level of debug messages will be sent to serial port.*
- UINT8 [serialBufEnable](#)  
*MRC debug feature: Enable/Disable serial port buffer.*
- UINT8 [serialPipeEnable](#)  
*MRC debug feature: Enable/Disable serial port pipe.*
- UINT8 [serialPipeCompress](#)  
*MRC debug feature: Enable/Disable serial pipe compress.*
- UINT32 [maxAddrMem](#)  
*Maximum addressable memory supported by the platform.*
- UINT16 [debugPort](#)  
*User configurable IO port for post code which is traditionally located at 0x80.*
- UINT32 [nvramPtr](#)  
*32-bit pointer to an optional OEM NVRAM image to be copied into the host NVRAM structure.*
- UINT32 [sysHostBufferPtr](#)  
*32-bit pointer to an optional OEM provided Host structure.*
- UINT8 [ddrtXactor](#)  
*Disable/Enable DDRT Transcator.*
- UINT8 [SocketConfig](#)  
*Socketet configuration supported by platform.*

### 12.9.1 Detailed Description

Common Platform Settings of MRC.

Definition at line 1943 of file MemoryPolicyPpi.h.

---

## 12.9.2 Member Data Documentation

### 12.9.2.1 UINT8 commonSetup::ddrtXactor

Disable/Enable DDRT Transcator.

0 - Disable;  
1 - Enable;

Definition at line 2026 of file MemoryPolicyPpi.h.

### 12.9.2.2 UINT8 commonSetup::debugJumper

MRC debug feature.

It indicates if debug jumper is set.

0 - Debug jumper is not set.  
1 - Debug jumper is set.

Definition at line 1963 of file MemoryPolicyPpi.h.

### 12.9.2.3 UINT32 commonSetup::maxAddrMem

Maximum addressable memory supported by the platform.

Skylake Processor supports up to 46-bit addressing. This input should be the total number of addressable bytes in 256MB units. (0x40000 for 46-bit and 0x1000 for 40-bit).

Definition at line 2002 of file MemoryPolicyPpi.h.

### 12.9.2.4 UINT32 commonSetup::options

Flags for common platform settings.

PROMOTE\_WARN\_EN BIT0 Enables warnings to be treated as fatal error.  
PROMOTE\_MRC\_WARN\_EN BIT1 Enables MRC warnings to be treated as fatal error.  
HALT\_ON\_ERROR\_EN BIT2 Enables errors to loop forever.  
HALT\_ON\_ERROR\_AUTO BIT3 Auto reset with Maximum Serial port debug message level when fatal error is encountered.

Definition at line 1954 of file MemoryPolicyPpi.h.

### 12.9.2.5 UINT32 commonSetup::serialDebugMsgLvl

Specifies what level of debug messages will be sent to serial port.

Available options are a bitfield where:  
SDBG\_MIN BIT0;

---

```
SDBG_MAX BIT1;
SDBG_TRACE BIT2;
SDBG_MEM_TRAIN BIT3 + SDBG_MAX;
SDBG_CPGC BIT5;
SDBG_MINMAX SDBG_MIN + SDBG_MAX.
```

Definition at line 1977 of file MemoryPolicyPpi.h.

#### 12.9.2.6 UINT8 commonSetup::SocketConfig

Socket configuration supported by platform.

0 - SOCKET\_UNDEFINED 1 - SOCKET\_4S 2 - SOCKET\_HEDT High End Desktop 3 - SOCKET\_1S 4 - SOCKET\_ET\_1SWS 1 Socket Work Station 5 - SOCKET\_8S 6 - SOCKET\_2S

Definition at line 2044 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [MemoryPolicyPpi.h](#)

## 12.10 CPU\_POLICY\_HOB Struct Reference

CPU Initialization Policy Options.

```
#include <CpuPolicyHob.h>
```

### Public Attributes

- UINT8 [dcuModeSelect](#)  
*0: 32KB 8-way (hardware default). Non-zero: 16KB 4-way with ECC (CPU MSR 031h)*
- UINT8 [EnableGv](#)  
*GV3 Enable.*
- UINT8 [flexRatioEn](#)  
*FLEX\_RATIO Override Enable.*
- UINT8 [flexRatioNext](#)  
*FLEX\_RATIO, common for all CPU sockets 0=Don't change flex ratio (default) 0xff = Max Non-turbo ratio.*
- UINT8 [IssTdpLevel](#)  
*0 - 2: 0 = Normal; 1 = Level 1; 2 = Level 2*
- UINT8 [DynamicIss](#)  
*0/1 Disable/Enable Dynamic ISS*
- UINT8 [ActivePbf](#)  
*1: Active PBF if capable*
- UINT8 [ConfigTdpLevel](#)  
*0, 3 - 4: 0 = Base; 3 = Level 3; 4 = Level 4*
- UINT16 [NumberOfCores2Disable](#) [MAX\_SOCKET]  
*Number of processor cores to disable for each CPU socket.*
- UINT64 [CoreDisableMask](#) [MAX\_SOCKET]  
*CoreOffMask value for each CPU socket (64bits)*
- UINT8 [smtEnable](#)  
*0/1 Disable/Enable SMT(HT). common for all CPU sockets*
- UINT8 [vtEnable](#)  
*0/1 Disable/Enable VMX. Common for all CPU sockets*

- UINT8 [IotEn](#) [MAX\_SOCKET]  
*IOT/OCLA Config Disable/Enable,.*
- UINT8 [OclaTorEntry](#) [MAX\_SOCKET]  
*IOT/OCLA MaxTorEntry.*
- UINT8 [OclaWay](#) [MAX\_SOCKET]  
*IOT/OCLA LLC Ways.*
- UINT8 [AllowMixedPowerOnCpuRatio](#)  
*Keep CPU ratios at power-on default without forcing common ratio among CPU soceks.*
- UINT8 [CheckCpuBist](#)  
*Check BIST result and disable failed cores when enabled. Otherwise, ignore BIST result.*
- UINT8 [CoreFailover](#)  
*Enable spare core(s) in place of core(s) that fail BIST.*
- UINT64 [DfxBistFailureEmulation](#)  
*Emulate core BIST failure to test core sparing.*
- UINT8 [debugInterfaceEn](#)  
*1: Enable Debug Interface for DFX*
- UINT8 [WFRWAEEnable](#)  
*WFRWAEEnable.*
- UINT8 [UncoreFreqRapLimit](#)  
*UncoreFreqRapLimit.*
- UINT8 [UncoreFreqScaling](#)  
*UncoreFreqScaling.*
- UINT8 [InputUncoreFreq](#)  
*InputUncoreFreq.*
- UINT8 [PmaxDisable](#)  
*PmaxDisable.*
- UINT8 [RdtCatOpportunisticTuning](#)  
*RdtCatOpportunisticTuning.*
- UINT8 [EarlyC1eEnable](#)  
*EarlyC1eEnable.*
- UINT8 [LlcPrefetchEnable](#)  
*LlcPrefetchEnable.*
- UINT8 [ProcessorMsrLockControl](#)  
*ProcessorMsrLockControl.*
- UINT8 [ProcessorMsrPkgCstConfigControlLock](#)  
*ProcessorMsrPkgCstConfigControlLock.*
- UINT8 [FadrSupport](#)  
*FadrSupport.*
- UINT8 [TscResetEnable](#)  
*TscResetEnable.*

### 12.10.1 Detailed Description

CPU Initialization Policy Options.

Definition at line 18 of file CpuPolicyHob.h.

## 12.10.2 Member Data Documentation

### 12.10.2.1 UINT8 CPU\_POLICY\_HOB::flexRatioNext

FLEX\_RATIO, common for all CPU sockets 0=Don't change flex ratio (default) 0xff = Max Non-turbo ratio.

Other values defines target flex ratio

Definition at line 22 of file CpuPolicyHob.h.

The documentation for this struct was generated from the following file:


- [CpuPolicyHob.h](#)

## 12.11 ddrChannelSetup Struct Reference

Channel setup structure declaration.

```
#include <MemoryPolicyPpi.h>
```

Collaboration diagram for ddrChannelSetup:



### Public Attributes

- UINT8 [numDimmSlots](#)  
*Channel enable switch.*
- UINT8 [batterybacked](#)  
*Number of DIMM slots per channel.*
- UINT8 [rankmask](#)  
*ADR Battery backed or not.*
- struct [ddrDimmSetup](#) [dimmlist](#) [MAX\_DIMM]  
*Rank mask. 0 = disable; 1 = enable.*

### 12.11.1 Detailed Description

Channel setup structure declaration.

Definition at line 336 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [MemoryPolicyPpi.h](#)



## 12.12 ddrDimmSetup Struct Reference

DIMM enable/disable information.

```
#include <MemoryPolicyPpi.h>
```

### Public Attributes

- UINT8 [mapOut](#) [MAX\_RANK\_DIMM]  
*Setting for each DIMM to be mapped out.*

### 12.12.1 Detailed Description

DIMM enable/disable information.

Definition at line 325 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:


- [MemoryPolicyPpi.h](#)

## 12.13 ddrSocketSetup Struct Reference

Socket setup structure declaration.

```
#include <MemoryPolicyPpi.h>
```

Collaboration diagram for ddrSocketSetup:



### Public Attributes

- UINT8 [enabled](#)  
*iMC enable/disable switch.*
- UINT8 [options](#)

- *Bit-mapped options per socket.*
- struct [ddrChannelSetup ddrCh](#) [MAX\_CH]  
*Platform configuration for each channel.*
- UINT8 [imcEnabled](#) [MAX\_IMC]  
*Enable/Disable memory controller.*

### 12.13.1 Detailed Description

Socket setup structure declaration.

Definition at line 371 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [MemoryPolicyPpi.h](#)

## 12.14 DMI\_HW\_WIDTH\_CONTROL Struct Reference

This structure allows to customize DMI HW Autonomous Width Control for Thermal and Mechanical spec design.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [DmiTsawEn](#): 1  
*DMI Thermal Sensor Autonomous Width Enable.*
- UINT32 [SuggestedSetting](#): 1  
*0: Disable; 1: **Enable** suggested representative values*
- UINT32 [RsvdBits0](#): 6  
*Reserved bits.*
- UINT32 [TS0TW](#): 2  
*Thermal Sensor 0 Target Width.*
- UINT32 [TS1TW](#): 2  
*Thermal Sensor 1 Target Width.*
- UINT32 [TS2TW](#): 2  
*Thermal Sensor 2 Target Width.*
- UINT32 [TS3TW](#): 2  
*Thermal Sensor 3 Target Width.*
- UINT32 [RsvdBits1](#): 16  
*Reserved bits.*

### 12.14.1 Detailed Description

This structure allows to customize DMI HW Autonomous Width Control for Thermal and Mechanical spec design.

When the SuggestedSetting is enabled, the customized values are ignored.

Definition at line 984 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.15 EFI\_HOB\_CPU Struct Reference

Describes processor information, such as address space and I/O space capabilities.

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_CPU:



### Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
*The HOB generic header.*
- UINT8 [SizeOfMemorySpace](#)  
*Identifies the maximum physical memory addressability of the processor.*
- UINT8 [SizeOfIoSpace](#)  
*Identifies the maximum physical I/O addressability of the processor.*
- UINT8 [Reserved](#) [6]  
*This field will always be set to zero.*

### 12.15.1 Detailed Description

Describes processor information, such as address space and I/O space capabilities.

Definition at line 438 of file PiHob.h.

### 12.15.2 Member Data Documentation

#### 12.15.2.1 EFI\_HOB\_GENERIC\_HEADER EFI\_HOB\_CPU::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_CPU.

Definition at line 442 of file PiHob.h.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)

## 12.16 EFI\_HOB\_FIRMWARE\_VOLUME Struct Reference

Details the location of firmware volumes that contain firmware files.

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_FIRMWARE\_VOLUME:



### Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
*The HOB generic header.*
- [EFI\\_PHYSICAL\\_ADDRESS BaseAddress](#)  
*The physical memory-mapped base address of the firmware volume.*
- [UINT64 Length](#)  
*The length in bytes of the firmware volume.*

### 12.16.1 Detailed Description

Details the location of firmware volumes that contain firmware files.

Definition at line 355 of file PiHob.h.

### 12.16.2 Member Data Documentation

#### 12.16.2.1 EFI\_HOB\_GENERIC\_HEADER EFI\_HOB\_FIRMWARE\_VOLUME::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_FV.

Definition at line 359 of file PiHob.h.

The documentation for this struct was generated from the following file:

- [PiHob.h](#)


## 12.17 EFI\_HOB\_FIRMWARE\_VOLUME2 Struct Reference

Details the location of a firmware volume that was extracted from a file within another firmware volume.

---

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_FIRMWARE\_VOLUME2:



## Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
*The HOB generic header.*
- [EFI\\_PHYSICAL\\_ADDRESS BaseAddress](#)  
*The physical memory-mapped base address of the firmware volume.*
- [UINT64 Length](#)  
*The length in bytes of the firmware volume.*
- [EFI\\_GUID FvName](#)  
*The name of the firmware volume.*
- [EFI\\_GUID FileName](#)  
*The name of the firmware file that contained this firmware volume.*

### 12.17.1 Detailed Description

Details the location of a firmware volume that was extracted from a file within another firmware volume.

Definition at line 374 of file PiHob.h.

### 12.17.2 Member Data Documentation

#### 12.17.2.1 EFI\_HOB\_GENERIC\_HEADER EFI\_HOB\_FIRMWARE\_VOLUME2::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_FV2.

Definition at line 378 of file PiHob.h.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)

## 12.18 EFI\_HOB\_FIRMWARE\_VOLUME3 Struct Reference

Details the location of a firmware volume that was extracted from a file within another firmware volume.

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_FIRMWARE\_VOLUME3:



### Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER](#) **Header**  
*The HOB generic header.*
- [EFI\\_PHYSICAL\\_ADDRESS](#) **BaseAddress**  
*The physical memory-mapped base address of the firmware volume.*
- [UINT64](#) **Length**  
*The length in bytes of the firmware volume.*
- [UINT32](#) **AuthenticationStatus**  
*The authentication status.*
- [BOOLEAN](#) **ExtractedFv**  
*TRUE if the FV was extracted as a file within another firmware volume.*
- [EFI\\_GUID](#) **FvName**  
*The name of the firmware volume.*
- [EFI\\_GUID](#) **FileName**  
*The name of the firmware file that contained this firmware volume.*

### 12.18.1 Detailed Description

Details the location of a firmware volume that was extracted from a file within another firmware volume.

Definition at line 401 of file PiHob.h.

### 12.18.2 Member Data Documentation

#### 12.18.2.1 [BOOLEAN](#) `EFI_HOB_FIRMWARE_VOLUME3::ExtractedFv`

TRUE if the FV was extracted as a file within another firmware volume.

FALSE otherwise.

Definition at line 422 of file PiHob.h.

12.18.2.2 **EFI\_GUID** EFI\_HOB\_FIRMWARE\_VOLUME3::FileName

The name of the firmware file that contained this firmware volume.

Valid only if IsExtractedFv is TRUE.

Definition at line 432 of file PiHob.h.

12.18.2.3 **EFI\_GUID** EFI\_HOB\_FIRMWARE\_VOLUME3::FvName

The name of the firmware volume.

Valid only if IsExtractedFv is TRUE.

Definition at line 427 of file PiHob.h.

12.18.2.4 **EFI\_HOB\_GENERIC\_HEADER** EFI\_HOB\_FIRMWARE\_VOLUME3::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_FV3.

Definition at line 405 of file PiHob.h.

The documentation for this struct was generated from the following file:

- [PiHob.h](#)

## 12.19 **EFI\_HOB\_GENERIC\_HEADER** Struct Reference

Describes the format and size of the data inside the HOB.

```
#include <PiHob.h>
```

### Public Attributes

- **UINT16** [HobType](#)  
*Identifies the HOB data structure type.*
- **UINT16** [HobLength](#)  
*The length in bytes of the HOB.*
- **UINT32** [Reserved](#)  
*This field must always be set to zero.*

### 12.19.1 Detailed Description

Describes the format and size of the data inside the HOB.

All HOBs must contain this generic HOB header.

Definition at line 36 of file PiHob.h.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)
-

## 12.20 EFI\_HOB\_GUID\_TYPE Struct Reference

Allows writers of executable content in the HOB producer phase to maintain and manage HOBs with specific [GUID](#).

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_GUID\_TYPE:



### Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
*The HOB generic header.*
- [EFI\\_GUID Name](#)  
*A [GUID](#) that defines the contents of this HOB.*

### 12.20.1 Detailed Description

Allows writers of executable content in the HOB producer phase to maintain and manage HOBs with specific [GUID](#).

Definition at line 338 of file PiHob.h.

### 12.20.2 Member Data Documentation

#### 12.20.2.1 EFI\_HOB\_GENERIC\_HEADER EFI\_HOB\_GUID\_TYPE::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_GUID\_EXTENSION.

Definition at line 342 of file PiHob.h.

The documentation for this struct was generated from the following file:

- [PiHob.h](#)

## 12.21 EFI\_HOB\_HANDOFF\_INFO\_TABLE Struct Reference


Contains general state information used by the HOB producer phase.

```
#include <PiHob.h>
```

---



Collaboration diagram for EFI\_HOB\_HANDOFF\_INFO\_TABLE:



## Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
The HOB generic header.
- [UINT32 Version](#)  
The version number pertaining to the PHIT HOB definition.
- [EFI\\_BOOT\\_MODE BootMode](#)  
The system boot mode as determined during the HOB producer phase.
- [EFI\\_PHYSICAL\\_ADDRESS EfiMemoryTop](#)  
The highest address location of memory that is allocated for use by the HOB producer phase.
- [EFI\\_PHYSICAL\\_ADDRESS EfiMemoryBottom](#)  
The lowest address location of memory that is allocated for use by the HOB producer phase.
- [EFI\\_PHYSICAL\\_ADDRESS EfiFreeMemoryTop](#)  
The highest address location of free memory that is currently available for use by the HOB producer phase.
- [EFI\\_PHYSICAL\\_ADDRESS EfiFreeMemoryBottom](#)  
The lowest address location of free memory that is available for use by the HOB producer phase.
- [EFI\\_PHYSICAL\\_ADDRESS EfiEndOfHobList](#)  
The end of the HOB list.

### 12.21.1 Detailed Description

Contains general state information used by the HOB producer phase.

This HOB must be the first one in the HOB list.

Definition at line 61 of file PiHob.h.

### 12.21.2 Member Data Documentation

#### 12.21.2.1 [EFI\\_PHYSICAL\\_ADDRESS EFI\\_HOB\\_HANDOFF\\_INFO\\_TABLE::EfiMemoryTop](#)

The highest address location of memory that is allocated for use by the HOB producer phase.

This address must be 4-KB aligned to meet page restrictions of UEFI.

Definition at line 80 of file PiHob.h.

### 12.21.2.2 EFI\_HOB\_GENERIC\_HEADER EFI\_HOB\_HANDOFF\_INFO\_TABLE::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_HANDOFF.

Definition at line 65 of file PiHob.h.

### 12.21.2.3 UINT32 EFI\_HOB\_HANDOFF\_INFO\_TABLE::Version

The version number pertaining to the PHIT HOB definition.

This value is four bytes in length to provide an 8-byte aligned entry when it is combined with the 4-byte BootMode.

Definition at line 71 of file PiHob.h.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)

## 12.22 EFI\_HOB\_MEMORY\_ALLOCATION Struct Reference

Describes all memory ranges used during the HOB producer phase that exist outside the HOB list.

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_MEMORY\_ALLOCATION:



### Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
*The HOB generic header.*
- [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER AllocDescriptor](#)  
*An instance of the [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER](#) that describes the various attributes of the logical memory allocation.*

### 12.22.1 Detailed Description

Describes all memory ranges used during the HOB producer phase that exist outside the HOB list.

---

This HOB type describes how memory is used, not the physical attributes of memory.

Definition at line 145 of file PiHob.h.

### 12.22.2 Member Data Documentation

#### 12.22.2.1 EFI\_HOB\_GENERIC\_HEADER EFI\_HOB\_MEMORY\_ALLOCATION::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_MEMORY\_ALLOCATION.

Definition at line 149 of file PiHob.h.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)

## 12.23 EFI\_HOB\_MEMORY\_ALLOCATION\_BSP\_STORE Struct Reference

Defines the location of the boot-strap processor (BSP) BSPStore ("Backing Store Pointer Store").

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_MEMORY\_ALLOCATION\_BSP\_STORE:



### Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
*The HOB generic header.*
- [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER AllocDescriptor](#)  
*An instance of the [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER](#) that describes the various attributes of the logical memory allocation.*

### 12.23.1 Detailed Description

Defines the location of the boot-strap processor (BSP) BSPStore ("Backing Store Pointer Store").

This HOB is valid for the Itanium processor family only register overflow store.

Definition at line 185 of file PiHob.h.

## 12.23.2 Member Data Documentation

### 12.23.2.1 EFI\_HOB\_GENERIC\_HEADER EFI\_HOB\_MEMORY\_ALLOCATION\_BSP\_STORE::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_MEMORY\_ALLOCATION.

Definition at line 189 of file PiHob.h.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)

## 12.24 EFI\_HOB\_MEMORY\_ALLOCATION\_HEADER Struct Reference

[EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER](#) describes the various attributes of the logical memory allocation.

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_MEMORY\_ALLOCATION\_HEADER:



### Public Attributes

- [EFI\\_GUID](#) **Name**  
A [GUID](#) that defines the memory allocation region's type and purpose, as well as other fields within the memory allocation HOB.
- [EFI\\_PHYSICAL\\_ADDRESS](#) **MemoryBaseAddress**  
The base address of memory allocated by this HOB.
- [UINT64](#) **MemoryLength**  
The length in bytes of memory allocated by this HOB.
- [EFI\\_MEMORY\\_TYPE](#) **MemoryType**  
Defines the type of memory allocated by this HOB.
- [UINT8](#) **Reserved** [4]  
Padding for Itanium processor family.

### 12.24.1 Detailed Description

[EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER](#) describes the various attributes of the logical memory allocation.

The type field will be used for subsequent inclusion in the UEFI memory map.

Definition at line 105 of file PiHob.h.

### 12.24.2 Member Data Documentation

#### 12.24.2.1 EFI\_PHYSICAL\_ADDRESS EFI\_HOB\_MEMORY\_ALLOCATION\_HEADER::MemoryBaseAddress

The base address of memory allocated by this HOB.

Type [EFI\\_PHYSICAL\\_ADDRESS](#) is defined in `AllocatePages()` in the UEFI 2.0 specification.

Definition at line 120 of file PiHob.h.

#### 12.24.2.2 EFI\_MEMORY\_TYPE EFI\_HOB\_MEMORY\_ALLOCATION\_HEADER::MemoryType

Defines the type of memory allocated by this HOB.

The memory type definition follows the [EFI\\_MEMORY\\_TYPE](#) definition. Type [EFI\\_MEMORY\\_TYPE](#) is defined in `AllocatePages()` in the UEFI 2.0 specification.

Definition at line 132 of file PiHob.h.

#### 12.24.2.3 EFI\_GUID EFI\_HOB\_MEMORY\_ALLOCATION\_HEADER::Name

A [GUID](#) that defines the memory allocation region's type and purpose, as well as other fields within the memory allocation HOB.

This [GUID](#) is used to define the additional data within the HOB that may be present for the memory allocation HOB. Type [EFI\\_GUID](#) is defined in `InstallProtocolInterface()` in the UEFI 2.0 specification.

Definition at line 113 of file PiHob.h.

The documentation for this struct was generated from the following file:

- [PiHob.h](#)


## 12.25 EFI\_HOB\_MEMORY\_ALLOCATION\_MODULE Struct Reference

Defines the location and entry point of the HOB consumer phase.

```
#include <PiHob.h>
```

---

Collaboration diagram for `EFI_HOB_MEMORY_ALLOCATION_MODULE`:



## Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
*The HOB generic header.*
- [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER MemoryAllocationHeader](#)  
*An instance of the [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER](#) that describes the various attributes of the logical memory allocation.*
- [EFI\\_GUID ModuleName](#)  
*The [GUID](#) specifying the values of the firmware file system name that contains the HOB consumer phase component.*
- [EFI\\_PHYSICAL\\_ADDRESS EntryPoint](#)  
*The address of the memory-mapped firmware volume that contains the HOB consumer phase firmware file.*

### 12.25.1 Detailed Description

Defines the location and entry point of the HOB consumer phase.

Definition at line 200 of file `PiHob.h`.

### 12.25.2 Member Data Documentation

#### 12.25.2.1 `EFI_HOB_GENERIC_HEADER` `EFI_HOB_MEMORY_ALLOCATION_MODULE::Header`

The HOB generic header.

`Header.HobType = EFI_HOB_TYPE_MEMORY_ALLOCATION.`

Definition at line 204 of file `PiHob.h`.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)

## 12.26 `EFI_HOB_MEMORY_ALLOCATION_STACK` Struct Reference

Describes the memory stack that is produced by the HOB producer phase and upon which all post-memory-installed executable content in the HOB producer phase is executing.

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_MEMORY\_ALLOCATION\_STACK:



## Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
*The HOB generic header.*
- [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER AllocDescriptor](#)  
*An instance of the [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER](#) that describes the various attributes of the logical memory allocation.*

### 12.26.1 Detailed Description

Describes the memory stack that is produced by the HOB producer phase and upon which all post-memory-installed executable content in the HOB producer phase is executing.

Definition at line 167 of file PiHob.h.

### 12.26.2 Member Data Documentation

#### 12.26.2.1 EFI\_HOB\_GENERIC\_HEADER EFI\_HOB\_MEMORY\_ALLOCATION\_STACK::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_MEMORY\_ALLOCATION.

Definition at line 171 of file PiHob.h.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)

## 12.27 EFI\_HOB\_MEMORY\_POOL Struct Reference

Describes pool memory allocations.

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_MEMORY\_POOL:



## Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)

*The HOB generic header.*

### 12.27.1 Detailed Description

Describes pool memory allocations.

Definition at line 461 of file PiHob.h.

### 12.27.2 Member Data Documentation

#### 12.27.2.1 EFI\_HOB\_GENERIC\_HEADER EFI\_HOB\_MEMORY\_POOL::Header

The HOB generic header.

Header.HobType = EFI\_HOB\_TYPE\_MEMORY\_POOL.

Definition at line 465 of file PiHob.h.

The documentation for this struct was generated from the following file:

- [PiHob.h](#)

## 12.28 EFI\_HOB\_RESOURCE\_DESCRIPTOR Struct Reference


Describes the resource properties of all fixed, nonrelocatable resource ranges found on the processor host bus during the HOB producer phase.

```
#include <PiHob.h>
```

---



Collaboration diagram for EFI\_HOB\_RESOURCE\_DESCRIPTOR:



## Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER](#) Header  
*The HOB generic header.*
- [EFI\\_GUID](#) Owner  
*A [GUID](#) representing the owner of the resource.*
- [EFI\\_RESOURCE\\_TYPE](#) ResourceType  
*The resource type enumeration as defined by [EFI\\_RESOURCE\\_TYPE](#).*
- [EFI\\_RESOURCE\\_ATTRIBUTE\\_TYPE](#) ResourceAttribute  
*Resource attributes as defined by [EFI\\_RESOURCE\\_ATTRIBUTE\\_TYPE](#).*
- [EFI\\_PHYSICAL\\_ADDRESS](#) PhysicalStart  
*The physical start address of the resource region.*
- [UINT64](#) ResourceLength  
*The number of bytes of the resource region.*

### 12.28.1 Detailed Description

Describes the resource properties of all fixed, nonrelocatable resource ranges found on the processor host bus during the HOB producer phase.

Definition at line 306 of file PiHob.h.

### 12.28.2 Member Data Documentation

#### 12.28.2.1 [EFI\\_HOB\\_GENERIC\\_HEADER](#) [EFI\\_HOB\\_RESOURCE\\_DESCRIPTOR::Header](#)

The HOB generic header.

Header.HobType = [EFI\\_HOB\\_TYPE\\_RESOURCE\\_DESCRIPTOR](#).

Definition at line 310 of file PiHob.h.

#### 12.28.2.2 [EFI\\_GUID](#) [EFI\\_HOB\\_RESOURCE\\_DESCRIPTOR::Owner](#)

A [GUID](#) representing the owner of the resource.

This [GUID](#) is used by HOB consumer phase components to correlate device ownership of a resource.

Definition at line 315 of file PiHob.h.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)

## 12.29 EFI\_HOB\_UEFI\_CAPSULE Struct Reference

Each UEFI capsule HOB details the location of a UEFI capsule.

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_HOB\_UEFI\_CAPSULE:



### Public Attributes

- [EFI\\_HOB\\_GENERIC\\_HEADER Header](#)  
*The HOB generic header where Header.HobType = EFI\_HOB\_TYPE\_UEFI\_CAPSULE.*
- [EFI\\_PHYSICAL\\_ADDRESS BaseAddress](#)  
*The physical memory-mapped base address of an UEFI capsule.*

### 12.29.1 Detailed Description

Each UEFI capsule HOB details the location of a UEFI capsule.

It includes a base address and length which is based upon memory blocks with a EFI\_CAPSULE\_HEADER and the associated CapsuleImageSize-based payloads. These HOB's shall be created by the PEI PI firmware sometime after the UEFI UpdateCapsule service invocation with the CAPSULE\_FLAGS\_POPULATE\_SYSTEM\_TABLE flag set in the EFI\_CAPSULE\_HEADER.

Definition at line 475 of file PiHob.h.

### 12.29.2 Member Data Documentation

#### 12.29.2.1 EFI\_PHYSICAL\_ADDRESS EFI\_HOB\_UEFI\_CAPSULE::BaseAddress

The physical memory-mapped base address of an UEFI capsule.

This value is set to point to the base of the contiguous memory of the UEFI capsule. The length of the contiguous memory in bytes.

Definition at line 486 of file PiHob.h.

The documentation for this struct was generated from the following file:


- [PiHob.h](#)

## 12.30 EFI\_IP\_ADDRESS Union Reference

16-byte buffer aligned on a 4-byte boundary.

```
#include <UefiBaseType.h>
```

Collaboration diagram for EFI\_IP\_ADDRESS:



### 12.30.1 Detailed Description

16-byte buffer aligned on a 4-byte boundary.

An IPv4 or IPv6 internet protocol address.

Definition at line 103 of file UefiBaseType.h.

The documentation for this union was generated from the following file:

- [UefiBaseType.h](#)

## 12.31 EFI\_MAC\_ADDRESS Struct Reference

32-byte buffer containing a network Media Access Control address.

```
#include <UefiBaseType.h>
```

### 12.31.1 Detailed Description

32-byte buffer containing a network Media Access Control address.

Definition at line 95 of file UefiBaseType.h.

The documentation for this struct was generated from the following file:

- [UefiBaseType.h](#)

## 12.32 EFI\_MMRAM\_DESCRIPTOR Struct Reference

Structure describing a MMRAM region and its accessibility attributes.

```
#include <PiMultiPhase.h>
```

### Public Attributes

- [EFI\\_PHYSICAL\\_ADDRESS PhysicalStart](#)  
*Designates the physical address of the MMRAM in memory.*
- [EFI\\_PHYSICAL\\_ADDRESS CpuStart](#)  
*Designates the address of the MMRAM, as seen by software executing on the processors.*
- [UINT64 PhysicalSize](#)  
*Describes the number of bytes in the MMRAM region.*
- [UINT64 RegionState](#)  
*Describes the accessibility attributes of the MMRAM.*

### 12.32.1 Detailed Description

Structure describing a MMRAM region and its accessibility attributes.

Definition at line 109 of file PiMultiPhase.h.

### 12.32.2 Member Data Documentation

#### 12.32.2.1 EFI\_PHYSICAL\_ADDRESS EFI\_MMRAM\_DESCRIPTOR::CpuStart

Designates the address of the MMRAM, as seen by software executing on the processors.

This address may or may not match PhysicalStart.

Definition at line 120 of file PiMultiPhase.h.

#### 12.32.2.2 EFI\_PHYSICAL\_ADDRESS EFI\_MMRAM\_DESCRIPTOR::PhysicalStart

Designates the physical address of the MMRAM in memory.

This view of memory is the same as seen by I/O-based agents, for example, but it may not be the address seen by the processors.

Definition at line 115 of file PiMultiPhase.h.

#### 12.32.2.3 UINT64 EFI\_MMRAM\_DESCRIPTOR::RegionState

Describes the accessibility attributes of the MMRAM.

These attributes include the hardware state (e.g., Open/Closed/Locked), capability (e.g., cacheable), logical allocation (e.g., allocated), and pre-use initialization (e.g., needs testing/ECC initialization).

Definition at line 131 of file PiMultiPhase.h.

The documentation for this struct was generated from the following file:


- [PiMultiPhase.h](#)
-

## 12.33 EFI\_PEI\_HOB\_POINTERS Union Reference

Union of all the possible HOB Types.

```
#include <PiHob.h>
```

Collaboration diagram for EFI\_PEI\_HOB\_POINTERS:



### 12.33.1 Detailed Description

Union of all the possible HOB Types.

Definition at line 493 of file PiHob.h.

The documentation for this union was generated from the following file:

- [PiHob.h](#)

## 12.34 EFI\_TIME Struct Reference

EFI Time Abstraction: Year: 1900 - 9999 Month: 1 - 12 Day: 1 - 31 Hour: 0 - 23 Minute: 0 - 59 Second: 0 - 59 Nanosecond: 0 - 999,999,999 TimeZone: -1440 to 1440 or 2047.

```
#include <UefiBaseType.h>
```

### 12.34.1 Detailed Description

EFI Time Abstraction: Year: 1900 - 9999 Month: 1 - 12 Day: 1 - 31 Hour: 0 - 23 Minute: 0 - 59 Second: 0 - 59 Nanosecond: 0 - 999,999,999 TimeZone: -1440 to 1440 or 2047.

Definition at line 67 of file UefiBaseType.h.

The documentation for this struct was generated from the following file:

- [UefiBaseType.h](#)

## 12.35 FSPM\_CONFIG Struct Reference

FSP-M Configuration.

```
#include <FspmUpd.h>
```

### Public Attributes

- **UINT8** [CustomerRevision](#) [32]  
*Offset 0x0040 - Customer Revision The Customer can set this revision string for their own purpose.*
- **UINT8** [BusRatio](#) [8]  
*Offset 0x0060 - Bus Ratio Indicates the ratio of Bus/MMIOL/IO resource to be allocated for each CPU's IIO.*
- **UINT8** [D2KCreditConfig](#)  
*Offset 0x0068 - D2K Credit Config Set the D2K Credit Config.*
- **UINT8** [SnoopThrottleConfig](#)  
*Offset 0x0069 - Snoop Throttle Config Set the Snoop Throttle Config.*
- **UINT8** [SnoopAllCores](#)  
*Offset 0x006A - Snoop Throttle Config Set the Snoop All Core Config.*
- **UINT8** [LegacyVgaSoc](#)  
*Offset 0x006B - Legacy VGA Socket Socket that claims the legacy VGA range.*
- **UINT8** [LegacyVgaStack](#)  
*Offset 0x006C - Legacy VGA Stack Stack that claims the legacy VGA range.*
- **UINT8** [P2pRelaxedOrdering](#)  
*Offset 0x006D - Pcie P2P Performance Mode Enable: Enable PCIe P2P Performance Mode, **Disable(Default)**↔ : Disable PCIe P2P Performance Mode \$EN\_DIS.*
- **UINT8** [DebugPrintLevel](#)  
*Offset 0x006E - Debug Print Level Debug Print Level Bitmask.*
- **UINT8** [SncEn](#)  
*Offset 0x006F - SNC **Enable(Default)** or Disable SNC \$EN\_DIS.*
- **UINT8** [UmaClustering](#)  
*Offset 0x0070 - UMA Clustering Set number of enabled UMA Clusters.*
- **UINT8** [IoDcMode](#)  
*Offset 0x0071 - IODC Mode IODC Mode.*
- **UINT8** [DegradePrecedence](#)  
*Offset 0x0072 - Degrade Precedence Degrade Precedence.*
- **UINT8** [Degrade4SPreference](#)  
*Offset 0x0073 - Degrade 4 Socket Preference Degrade 4 Socket Preference.*
- **UINT8** [DirectoryModeEn](#)  
*Offset 0x0074 - Directory Mode **Enable(Default)** or Disable Directory Mode \$EN\_DIS.*
- **UINT8** [XptPrefetchEn](#)  
*Offset 0x0075 - XPT Prefetch Enable XPT Prefetch.*
- **UINT8** [KtiPrefetchEn](#)  
*Offset 0x0076 - KTI Prefetch Enable **Enable(Default)** or Disable KTI Prefetch \$EN\_DIS.*
- **UINT8** [XptRemotePrefetchEn](#)  
*Offset 0x0077 - XPT Remote Prefetch Enable Enable or **Disable(Default)** XPT Remote Prefetch \$EN\_DIS.*
- **UINT8** [KtiFpgaEnable](#) [8]  
*Offset 0x0078 - KTI FPGA Enable or Disable KTI FPGA, Default: 0x1 (Enable)*

- UINT8 [DdrtQosMode](#)  
*Offset 0x0080 - DDRT QoS Mode DDRT QoS.*
  - UINT8 [KtiLinkSpeedMode](#)  
*Offset 0x0081 - KTI Link Speed Mode KTI Link Speed Mode.*
  - UINT8 [KtiLinkSpeed](#)  
*Offset 0x0082 - KTI Link Speed KTI Link Speed.*
  - UINT8 [KtiLinkL0pEn](#)  
*Offset 0x0083 - KTI Link L0p KTI Link L0p.*
  - UINT8 [KtiLinkL1En](#)  
*Offset 0x0084 - KTI Link L1 KTI Link L1.*
  - UINT8 [KtiFailoverEn](#)  
*Offset 0x0085 - KTI Failover KTI Failover.*
  - UINT8 [KtiLbEn](#)  
*Offset 0x0086 - KTI LB Enable Enable or **Disable(Default)** KTI LB \$EN\_DIS.*
  - UINT8 [KtiCrcMode](#)  
*Offset 0x0087 - KTI CRC Mode KTI CRC Mode.*
  - UINT8 [KtiCpuSktHotPlugEn](#)  
*Offset 0x0088 - KTI CPU Socket Hotplug Enable or **Disable(Default)** KTI CPU Socket Hotplug \$EN\_DIS.*
  - UINT8 [KtiCpuSktHotPlugTopology](#)  
*Offset 0x0089 - KTI CPU Socket HotPlug Topology KTI CPU Socket HotPlug Topology.*
  - UINT8 [KtiSkuMismatchCheck](#)  
*Offset 0x008A - KTI SKU Mismatch Check **Enable(Default)** or Disable KTI SKU Mismatch Check \$EN\_DIS.*
  - UINT8 [IrqThreshold](#)  
*Offset 0x008B - IRQ Threshold IRQ Threshold.*
  - UINT8 [TorThresLoctoremNorm](#)  
*Offset 0x008C - TOR threshold - Loctorem threshold normal TOR threshold - Loctorem threshold normal.*
  - UINT8 [TorThresLoctoremEmpty](#)  
*Offset 0x008D - TOR threshold - Loctorem threshold empty TOR threshold - Loctorem threshold empty.*
  - UINT8 [MbeBwCal](#)  
*Offset 0x008E - MBA BW Calibration MBA BW Calibration setting.*
  - UINT8 [TscSyncEn](#)  
*Offset 0x008F - TSC Sync in Sockets TSC Sync in Sockets.*
  - UINT8 [StaleAtoSOptEn](#)  
*Offset 0x0090 - HA A to S directory optimization HA A to S directory optimization.*
  - UINT8 [LLCDeadlineAlloc](#)  
*Offset 0x0091 - LLC Deadline Allocation **Enable(Default)** or Disable LLC Deadline Allocation \$EN\_DIS.*
  - UINT8 [SplitLock](#)  
*Offset 0x0092 - Split Lock Split Lock.*
  - UINT8 [mmCfgBase](#)  
*Offset 0x0093 - MMCFG Base Address MMCFG Base Address.*
  - UINT8 [mmCfgSize](#)  
*Offset 0x0094 - MMCFG Size Select MMCFG Size.*
  - UINT8 [UnusedUpdSpace0](#) [3]  
*Offset 0x0095.*
  - UINT32 [mmiohBase](#)  
*Offset 0x0098 - MMIO High Base Address MMIO High Base Address, a hex number for Bit[51:32].*
  - UINT8 [CpuPaLimit](#)  
*Offset 0x009C - CPU Physical Address Limit **Enable(Default)** or Disable CPU Physical Address Limit 0:Disable, 1:Enable.*
  - UINT8 [highGap](#)  
*Offset 0x009D - High Gap Enable or **Disable(Default)** High Gap \$EN\_DIS.*
-

- UINT16 [mmiohSize](#)  
*Offset 0x009E - MMIO High Size MMIO High Size, Number of 1GB contiguous regions to be assigned for MMIOH space per CPU.*
  - UINT8 [isocEn](#)  
*Offset 0x00A0 - ISOC **Enable(Default)** or Disable ISOC \$EN\_DIS.*
  - UINT8 [dcaEn](#)  
*Offset 0x00A1 - DCA Enable or **Disable(Default)** DCA \$EN\_DIS.*
  - UINT8 [UnusedUpdSpace1](#) [2]  
*Offset 0x00A2.*
  - UINT32 [BoardTypeBitmask](#)  
*Offset 0x00A4 - BoardTypeBitmask Board Type Bitmask.*
  - UINT32 [AllLanesPtr](#)  
*Offset 0x00A8 - AllLanesPtr Pointer to array of [ALL\\_LANES\\_EPARAM\\_LINK\\_INFO](#).*
  - UINT32 [PerLanePtr](#)  
*Offset 0x00AC - PerLanePtr Pointer to array of [PER\\_LANE\\_EPARAM\\_LINK\\_INFO](#).*
  - UINT32 [AllLanesSizeOfTable](#)  
*Offset 0x00B0 - AllLanesSizeOfTable Number of elements in AllLanesPtr array.*
  - UINT32 [PerLaneSizeOfTable](#)  
*Offset 0x00B4 - PerLaneSizeOfTable Number of elements in PerLanePtr array.*
  - UINT32 [WaitTimeForPSBP](#)  
*Offset 0x00B8 - WaitTimeForPSBP Number of milliseconds to wait for remote CPUs to initialize.*
  - UINT8 [IsKtiNvramDataReady](#)  
*Offset 0x00BC - IsKtiNvramDataReady*
  - UINT8 [BoardId](#)  
*Offset 0x00BD - BoardId Board ID.*
  - UINT8 [WaSerializationEn](#)  
*Offset 0x00BE - WaSerializationEn **Enable(Default)** or Disable BIOS serialization WA \$EN\_DIS.*
  - UINT8 [KtiInEnableMktme](#)  
*Offset 0x00BF - KtiInEnableMktme Enable(Default) or Disable Mktme status decides D2Kti feature state \$EN\_DIS.*
  - UINT8 [VmxEnable](#)  
*Offset 0x00C0 - Processor VmxEnable Function Enable(Default) or Disable Processor VmxEnable Function \$EN\_↔DIS.*
  - UINT8 [X2apic](#)  
*Offset 0x00C1 - Processor X2apic Function Enable(Default) or Disable Processor X2apic Function \$EN\_DIS.*
  - UINT8 [DdrFreqLimit](#)  
*Offset 0x00C2 - DDR frequency limit Enable(Default) or Disable Processor X2apic Function.*
  - UINT8 [serialDebugMsgLvl](#)  
*Offset 0x00C3 - Memory Serial Debug Message Level Enable(Default) or Disable Processor X2apic Function.*
  - UINT8 [lioConfigIOU0](#) [8]  
*Offset 0x00C4 - IIO ConfigIOU0 ConfigIOU[MAX\_SOCKET][0]: MAX\_SOCKET=8, 0x00:x4x4x4x4, 0x01:x4x4xxx8, 0x02:xxx8x4x4, 0x03:xxx8xxx8, 0x04:xxxxxx16, **0xFF:AUTO(Default)***
  - UINT8 [lioConfigIOU1](#) [8]  
*Offset 0x00CC - IIO ConfigIOU1 ConfigIOU[MAX\_SOCKET][1]: MAX\_SOCKET=8, 0x00:x4x4x4x4, 0x01:x4x4xxx8, 0x02:xxx8x4x4, 0x03:xxx8xxx8, 0x04:xxxxxx16, **0xFF:AUTO(Default)***
  - UINT8 [lioConfigIOU2](#) [8]  
*Offset 0x00D4 - IIO ConfigIOU2 ConfigIOU[MAX\_SOCKET][2]: MAX\_SOCKET=8, 0x00:x4x4x4x4, 0x01:x4x4xxx8, 0x02:xxx8x4x4, 0x03:xxx8xxx8, 0x04:xxxxxx16, **0xFF:AUTO(Default)***
  - UINT8 [lioConfigIOU3](#) [8]  
*Offset 0x00DC - IIO ConfigIOU3 ConfigIOU[MAX\_SOCKET][3]: MAX\_SOCKET=8, 0x00:x4x4x4x4, 0x01:x4x4xxx8, 0x02:xxx8x4x4, 0x03:xxx8xxx8, 0x04:xxxxxx16, **0xFF:AUTO(Default)***
  - UINT8 [lioConfigIOU4](#) [8]
-



- Offset 0x00E4 - IIO ConfigIOU4 ConfigIOU[MAX\_SOCKET][4]: MAX\_SOCKET=8, 0x00:x4x4x4x4, 0x01:x4x4xxx8, 0x02:xxx8x4x4, 0x03:xxx8xxx8, 0x04:xxxxxx16, **0xFF:AUTO(Default)**
- UINT32 [IioPcieConfigTablePtr](#)  
Offset 0x00EC - IIO PCIE Config Table Ptr Pointer to array of UPD\_IIO\_PCIE\_PORT\_CONFIG.
  - UINT32 [IioPcieConfigTableNumber](#)  
Offset 0x00F0 - IIO PCIE Config Table Number Number of elements in IioPcieConfigTablePtr array.
  - UINT8 [IIOpcieRootPortEnable](#)  
Offset 0x00F4 - IIO PCIE Root Port Enable **Enable(Default)** or Disable IIO PCH rootport.
  - UINT8 [DeEmphasis](#)  
Offset 0x00F5 - IIO DeEmphasis IIO DeEmphasis.
  - UINT8 [IIOpciePortLinkSpeed](#)  
Offset 0x00F6 - IIO PCIE Root Port Link Speed IIO PCIE Root Port Link Speed.
  - UINT8 [IIOpcieMaxPayload](#)  
Offset 0x00F7 - IIO PCIE Root Port Max Payload IIO PCIE Root Port Max Payload.
  - UINT8 [DfxDnTxPreset](#)  
Offset 0x00F8 - IIO DfxDnTxPreset IIO Downstream Transmitter Preset.
  - UINT8 [DfxRxPreset](#)  
Offset 0x00F9 - IIO DfxRxPreset IIO Downstream Reciever Preset.
  - UINT8 [DfxUpTxPreset](#)  
Offset 0x00FA - IIO DfxUpTxPreset IIO Upstream Transmitter Preset.
  - UINT8 [PcieCommonClock](#)  
Offset 0x00FB - IIO PCIE Common Clock IIO PCIE Common Clock.
  - UINT8 [NtbPpd](#)  
Offset 0x00FC - IIO Non-Transparent Port Definition IIO Non-Transparent Port Definition.
  - UINT8 [NtbBarSizeOverride](#)  
Offset 0x00FD - IIO Non-Transparent Bridge BAR Size Override Enable or **Disable(Default)** IIO Non-Transparent Bridge BAR Size Override.
  - UINT8 [NtbSplitBar](#)  
Offset 0x00FE - IIO Non-Transparent Bridge Split BAR Mode Enable or **Disable(Default)** IIO Non-Transparent Bridge Split BAR Mode.
  - UINT8 [NtbBarSizeImBar1](#)  
Offset 0x00FF - IIO NtbBarSizeImBar1 IIO NtbBarSizeImBar1.
  - UINT8 [NtbBarSizeImBar2](#)  
Offset 0x0100 - IIO NtbBarSizeImBar2 IIO PNtbBarSizeImBar2.
  - UINT8 [NtbBarSizeImBar2\\_0](#)  
Offset 0x0101 - IIO NtbBarSizeImBar2\_0 IIO PNtbBarSizeImBar2\_0.
  - UINT8 [NtbBarSizeImBar2\\_1](#)  
Offset 0x0102 - IIO NtbBarSizeImBar2\_1 IIO NtbBarSizeImBar2\_1.
  - UINT8 [NtbBarSizeEmBarSZ1](#)  
Offset 0x0103 - IIO NtbBarSizeEmBarSZ1 IIO NtbBarSizeEmBarSZ1.
  - UINT8 [NtbBarSizeEmBarSZ2](#)  
Offset 0x0104 - IIO NtbBarSizeEmBarSZ2 IIO NtbBarSizeEmBarSZ2.
  - UINT8 [NtbBarSizeEmBarSZ2\\_0](#)  
Offset 0x0105 - IIO NtbBarSizeEmBarSZ2\_0 IIO NtbBarSizeEmBarSZ2\_0.
  - UINT8 [NtbBarSizeEmBarSZ2\\_1](#)  
Offset 0x0106 - IIO NtbBarSizeEmBarSZ2\_1 IIO NtbBarSizeEmBarSZ2\_1.
  - UINT8 [NtbXlinkCtlOverride](#)  
Offset 0x0107 - IIO Non-Transparent Cross Link Override IIO Non-Transparent Cross Link Override.
  - UINT8 [VtdSupport](#)  
Offset 0x0108 - VT-d Support Enable or **Disable(Default)** VT-d Support.
  - UINT8 [PEXPHIDE](#)
-

- Offset 0x0109 - IIO PCIe Port Hide Hide or visible for IIO Pcie Port, 1 : Hide, 0 : Visible.
- UINT8 [HidePEXPMenu](#)  
Offset 0x010A - IIO Pcie Port Menu Hide Hide or visible for IIO PCIe Port Menu, 1 : Hide, 0 : Visible.
- UINT8 [PchSirqMode](#)  
Offset 0x010B - PchSirqMode PchSirqMode.
- UINT8 [PchAdrEn](#)  
Offset 0x010C - PchAdrEn PchAdr 0:PLATFORM POR, 1:**FORCE ENABLE(Default)**, 2:FORCE DISABLE.
- UINT8 [ThermalDeviceEnable](#)  
Offset 0x010D - ThermalDeviceEnable Thermal Device Mode.
- UINT8 [PchPcieRootPortFunctionSwap](#)  
Offset 0x010E - PchPcieRootPortFunctionSwap Root port swapping based on device connection status : **TRUE(↔Default)** or FALSE TRUE : 0x01, FALSE : 0x00.
- UINT8 [PchPciePIISsc](#)  
Offset 0x010F - PCH PCIE PLL Ssc Valid spread range : 0x00-0x14 (A value of 0 is SSC of 0.0%.
- UINT8 [PchPciePortIndex](#) [20]  
Offset 0x0110 - PCH PCIE Root Port Index Index assigned to every PCH PCIE Root Port.
- UINT8 [PchPcieForceEnable](#) [20]  
Offset 0x0124 - PCH PCIE Root Port Enable or Disable 0-19: PCH rootport, if port is enabled(Default), the value is 0x01, if the port is disabled, the value is 0x00.
- UINT8 [PchPciePortLinkSpeed](#) [20]  
Offset 0x0138 - PCH PCIE Root Port Link Speed 0-19: PCH rootport, 0x00 : Pcie Auto Speed(Default), 0x01 : Pcie Gen1 Speed, 0x02 : Pcie Gen2 Speed, 0x03 : Pcie Gen3 Speed.
- UINT8 [PchDciEn](#)  
Offset 0x014C - PchDciEn Enable or **Disable(Default)** PCH DCI.
- UINT8 [MeUmaEnable](#)  
Offset 0x014D - MeUmaEnable Enable or disable ME UMA feature.
- UINT8 [SerialloUartDebugEnabled](#)  
Offset 0x014E - SerialloUartDebugEnabled **Enable(Default)** or Disable Seriallo Uart debug library in FSP.
- UINT8 [UnusedUpdSpace2](#)  
Offset 0x014F.
- UINT16 [SerialloUartDebugloBase](#)  
Offset 0x0150 - ISA Serial Base selection Select ISA Serial Base address could be initialized by boot loader.
- UINT8 [UnusedUpdSpace3](#) [2]  
Offset 0x0152.
- UINT8 [ReservedMemoryInitUpd](#) [16]  
Offset 0x0154.

### 12.35.1 Detailed Description

FSP-M Configuration.

Definition at line 43 of file FspmUpd.h.

### 12.35.2 Member Data Documentation

#### 12.35.2.1 UINT32 FSPM\_CONFIG::BoardTypeBitmask

Offset 0x00A4 - BoardTypeBitmask Board Type Bitmask.

Default: 0x1

Definition at line 325 of file FspmUpd.h.

## 12.35.2.2 UINT8 FSPM\_CONFIG::BusRatio[8]

Offset 0x0060 - Bus Ratio Indicates the ratio of Bus/MMIOL/IO resource to be allocated for each CPU's IIO.

Default 0x1

Definition at line 54 of file FspmUpd.h.

## 12.35.2.3 UINT8 FSPM\_CONFIG::D2KCreditConfig

Offset 0x0068 - D2K Credit Config Set the D2K Credit Config.

1: Min, 2: **Med (Default)**, 3: **Max**. 1:Min, 2:Med, 3:Max

Definition at line 60 of file FspmUpd.h.

## 12.35.2.4 UINT8 FSPM\_CONFIG::DdrtQosMode

Offset 0x0080 - DDRT QoS Mode DDRT QoS.

**0: Mode 0(Default)**, 1: Mode 1, 2: Mode 2

Definition at line 160 of file FspmUpd.h.

## 12.35.2.5 UINT8 FSPM\_CONFIG::DebugPrintLevel

Offset 0x006E - Debug Print Level Debug Print Level Bitmask.

0: Disable, 1: Fatal, 2: Warning, 4: Summary, 8: Detail, **0xF: All(Default)** 1:Fatal, 2:Warning, 4:Summary, 8:Detail, 0x0F:All

Definition at line 96 of file FspmUpd.h.

## 12.35.2.6 UINT8 FSPM\_CONFIG::DeEmphasis

Offset 0x00F5 - IIO DeEmphasis IIO DeEmphasis.

Default: 0x1

Definition at line 445 of file FspmUpd.h.

## 12.35.2.7 UINT8 FSPM\_CONFIG::Degrade4SPreference

Offset 0x0073 - Degrade 4 Socket Preference Degrade 4 Socket Preference.

**0: Fully Connect(Default)**, 1: Dual Link Ring 0:Fully Connect, 1:Dual Link Ring

Definition at line 127 of file FspmUpd.h.

## 12.35.2.8 UINT8 FSPM\_CONFIG::DegradePrecedence

Offset 0x0072 - Degrade Precedence Degrade Precedence.

**0: Topology(Default)**, 1: Feature 0:Topology, 1:Feature

Definition at line 121 of file FspmUpd.h.

## 12.35.2.9 UINT8 FSPM\_CONFIG::DfxDnTxPreset

Offset 0x00F8 - IIO DfxDnTxPreset IIO Downstream Transmitter Preset.

Default: Auto(0xFF), otherwise preset 0-10

Definition at line 462 of file FspmUpd.h.

#### 12.35.2.10 UINT8 FSPM\_CONFIG::DfxRxPreset

Offset 0x00F9 - IIO DfxRxPreset IIO Downstream Reciever Preset.

Default: Auto(0xFF), otherwise preset 0-10

Definition at line 467 of file FspmUpd.h.

#### 12.35.2.11 UINT8 FSPM\_CONFIG::DfxUpTxPreset

Offset 0x00FA - IIO DfxUpTxPreset IIO Upstream Transmitter Preset.

Default: Auto(0xFF), otherwise preset 0-10

Definition at line 472 of file FspmUpd.h.

#### 12.35.2.12 UINT8 FSPM\_CONFIG::IOPcieMaxPayload

Offset 0x00F7 - IIO PCIe Root Port Max Payload IIO PCIe Root Port Max Payload.

0: 128B, 1: 256B, 2: 512B, **7: Auto(Default)** 0:128B, 1: 256B, 2:512B, 7:Auto

Definition at line 457 of file FspmUpd.h.

#### 12.35.2.13 UINT8 FSPM\_CONFIG::IOPciePortLinkSpeed

Offset 0x00F6 - IIO PCIe Root Port Link Speed IIO PCIe Root Port Link Speed.

**0: Auto(Default)**, 1: Gen1, 2: Gen2, 3: Gen3, 4: Gen4 0:Auto, 1:Gen1, 2:Gen2, 3:Gen3, 4:Gen4

Definition at line 451 of file FspmUpd.h.

#### 12.35.2.14 UINT8 FSPM\_CONFIG::IoDcMode

Offset 0x0071 - IODC Mode IODC Mode.

0: Disable, **1: Auto(Default)**, 2: Push, 3: AllocFlow 4: NonAlloc, 5: WCILF 0:Disable, 1:Auto, 2:Push, 3:AllocFlow 4:NonAlloc, 5:WCILF

Definition at line 115 of file FspmUpd.h.

#### 12.35.2.15 UINT8 FSPM\_CONFIG::IrqThreshold

Offset 0x008B - IRQ Threshold IRQ Threshold.

0: Disable, **1: Auto(Default)**, 2: Low, 3: Medium, 4: High 0:Disable, 1:Auto, 2:Low, 3:Medium, 4:High

Definition at line 222 of file FspmUpd.h.

#### 12.35.2.16 UINT8 FSPM\_CONFIG::IsKtiNvramDataReady

Offset 0x00BC - IsKtiNvramDataReady

**Deprecated** - Not used and has no effect \$EN\_DIS

Definition at line 356 of file FspmUpd.h.

**12.35.2.17   UINT8 FSPM\_CONFIG::KtiCpuSktHotPlugTopology**

Offset 0x0089 - KTI CPU Socket HotPlug Topology KTI CPU Socket HotPlug Topology.

**0: 4 Socket(Default)**, 1: 8 Socket 0:4Socket, 1:8Socket

Definition at line 210 of file FspmUpd.h.

**12.35.2.18   UINT8 FSPM\_CONFIG::KtiCrcMode**

Offset 0x0087 - KTI CRC Mode KTI CRC Mode.

0: 16bit, 1: 32bit, **2: Auto(Default)** 0:16bit, 1:32bit, 2:Auto

Definition at line 198 of file FspmUpd.h.

**12.35.2.19   UINT8 FSPM\_CONFIG::KtiFailoverEn**

Offset 0x0085 - KTI Failover KTI Failover.

0: Disable, 1: Enable, **2: Auto(Default)**

Definition at line 186 of file FspmUpd.h.

**12.35.2.20   UINT8 FSPM\_CONFIG::KtiLinkL0pEn**

Offset 0x0083 - KTI Link L0p KTI Link L0p.

0: Disable, 1: Enable, **2: Auto(Default)**

Definition at line 176 of file FspmUpd.h.

**12.35.2.21   UINT8 FSPM\_CONFIG::KtiLinkL1En**

Offset 0x0084 - KTI Link L1 KTI Link L1.

0: Disable, 1: Enable, **2: Auto(Default)**

Definition at line 181 of file FspmUpd.h.

**12.35.2.22   UINT8 FSPM\_CONFIG::KtiLinkSpeed**

Offset 0x0082 - KTI Link Speed KTI Link Speed.

0: 128GT, 1: 144GT, 2: 160GT, **3: Max KTI Link Speed(Default)**, 4: Frequency Per Link

Definition at line 171 of file FspmUpd.h.

**12.35.2.23   UINT8 FSPM\_CONFIG::KtiLinkSpeedMode**

Offset 0x0081 - KTI Link Speed Mode KTI Link Speed Mode.

0: Slow, **1: Full(Default)**

Definition at line 165 of file FspmUpd.h.

**12.35.2.24   UINT8 FSPM\_CONFIG::LegacyVgaSoc**

Offset 0x006B - Legacy VGA Socket Socket that claims the legacy VGA range.

Default: Socket 0

---

Definition at line 77 of file FspmUpd.h.

#### 12.35.2.25 UINT8 FSPM\_CONFIG::LegacyVgaStack

Offset 0x006C - Legacy VGA Stack Stack that claims the legacy VGA range.

Default: Stack 0

Definition at line 82 of file FspmUpd.h.

#### 12.35.2.26 UINT8 FSPM\_CONFIG::MbeBwCal

Offset 0x008E - MBA BW Calibration MBA BW Calibration setting.

0: Linear, 1: Biased, 2: Legacy, **3: Auto(Default)** 0:Linear, 1:Biased, 2:Legacy, 3:Auto

Definition at line 242 of file FspmUpd.h.

#### 12.35.2.27 UINT8 FSPM\_CONFIG::mmCfgBase

Offset 0x0093 - MMCFG Base Address MMCFG Base Address.

0: 1GB, 1: 1.5GB, 2: 1.75GB, 3: 2GB, 4: 2.25GB, 5: 3GB, **6: Auto(Default)** 0:1GB, 1:1.5GB, 2:1.75GB, 3:2GB, 4:2.25GB, 5:3GB, 6:Auto

Definition at line 270 of file FspmUpd.h.

#### 12.35.2.28 UINT8 FSPM\_CONFIG::mmCfgSize

Offset 0x0094 - MMCFG Size Select MMCFG Size.

0: 64MB, 1: 128MB, 2: 256MB, 3: 512MB, 4: 1GB, 5: 2GB, **6: Auto(Default)** 0:64MB, 1:128MB, 2:256MB, 3:512MB, 4:1GB, 5:2GB, 6: Auto

Definition at line 277 of file FspmUpd.h.

#### 12.35.2.29 UINT32 FSPM\_CONFIG::mmiohBase

Offset 0x0098 - MMIO High Base Address MMIO High Base Address, a hex number for Bit[51:32].

Default: 0x6 (Gives 0x200)

Definition at line 286 of file FspmUpd.h.

#### 12.35.2.30 UINT16 FSPM\_CONFIG::mmiohSize

Offset 0x009E - MMIO High Size MMIO High Size, Number of 1GB contiguous regions to be assigned for MMIOH space per CPU.

Range 1-1024, Default: 3

Definition at line 304 of file FspmUpd.h.

#### 12.35.2.31 UINT8 FSPM\_CONFIG::NtbBarSizeEmBarSZ1

Offset 0x0103 - IIO NtbBarSizeEmBarSZ1 IIO NtbBarSizeEmBarSZ1.

. Default: 0x16

Definition at line 518 of file FspmUpd.h.

**12.35.2.32    UINT8 FSPM\_CONFIG::NtbBarSizeEmBarSZ2**

Offset 0x0104 - IIO NtbBarSizeEmBarSZ2 IIO NtbBarSizeEmBarSZ2.

. Default: 0x16

Definition at line 523 of file FspmUpd.h.

**12.35.2.33    UINT8 FSPM\_CONFIG::NtbBarSizeEmBarSZ2\_0**

Offset 0x0105 - IIO NtbBarSizeEmBarSZ2\_0 IIO NtbBarSizeEmBarSZ2\_0.

. Default: 0x0C

Definition at line 528 of file FspmUpd.h.

**12.35.2.34    UINT8 FSPM\_CONFIG::NtbBarSizeEmBarSZ2\_1**

Offset 0x0106 - IIO NtbBarSizeEmBarSZ2\_1 IIO NtbBarSizeEmBarSZ2\_1.

. Default: 0x0C

Definition at line 533 of file FspmUpd.h.

**12.35.2.35    UINT8 FSPM\_CONFIG::NtbBarSizeImBar1**

Offset 0x00FF - IIO NtbBarSizeImBar1 IIO NtbBarSizeImBar1.

Default: 0x16

Definition at line 498 of file FspmUpd.h.

**12.35.2.36    UINT8 FSPM\_CONFIG::NtbBarSizeImBar2**

Offset 0x0100 - IIO NtbBarSizeImBar2 IIO PNtbBarSizeImBar2.

Default: 0x16

Definition at line 503 of file FspmUpd.h.

**12.35.2.37    UINT8 FSPM\_CONFIG::NtbBarSizeImBar2\_0**

Offset 0x0101 - IIO NtbBarSizeImBar2\_0 IIO PNtbBarSizeImBar2\_0.

Default: 0x0C

Definition at line 508 of file FspmUpd.h.

**12.35.2.38    UINT8 FSPM\_CONFIG::NtbBarSizeImBar2\_1**

Offset 0x0102 - IIO NtbBarSizeImBar2\_1 IIO NtbBarSizeImBar2\_1.

Default: 0x0C

Definition at line 513 of file FspmUpd.h.

**12.35.2.39    UINT8 FSPM\_CONFIG::NtbPpd**

Offset 0x00FC - IIO Non-Transparent Port Definition IIO Non-Transparent Port Definition.

**0: Transparent(Default)**, 1: Non-Transparent Bridge, 2: Non-Transparent Root Port

---

Definition at line 483 of file FspmUpd.h.

#### 12.35.2.40 UINT8 FSPM\_CONFIG::NtbXlinkCtlOverride

Offset 0x0107 - IIO Non-Transparent Cross Link Override IIO Non-Transparent Cross Link Override.

1: Operate as RP, 2: Operate as NTB-NTB (NT Port), **3: Operate as NTB-> DSP (NTB EP)(Default)**

Definition at line 539 of file FspmUpd.h.

#### 12.35.2.41 UINT8 FSPM\_CONFIG::PchPciePllSsc

Offset 0x010F - PCH PCIE PLL Ssc Valid spread range : 0x00-0x14 (A value of 0 is SSC of 0.0%.

A value of 20 is SSC of 2.0%), Auto : 0xFE (Set to hardware default), **Disable(Default)** : 0xFF

Definition at line 582 of file FspmUpd.h.

#### 12.35.2.42 UINT8 FSPM\_CONFIG::PchSirqMode

Offset 0x010B - PchSirqMode PchSirqMode.

**0: Quiet Mode(Default)** 1: Continuous Mode

Definition at line 559 of file FspmUpd.h.

#### 12.35.2.43 UINT8 FSPM\_CONFIG::PcieCommonClock

Offset 0x00FB - IIO PCIe Common Clock IIO PCIe Common Clock.

0: Disable, **1: Enable(Default)**, 2: Auto

Definition at line 477 of file FspmUpd.h.

#### 12.35.2.44 UINT8 FSPM\_CONFIG::SerialIoUartDebugEnabled

Offset 0x014E - SerialIoUartDebugEnabled **Enable(Default)** or Disable SerialIo Uart debug library in FSP.

0: Disable, 1: Enable

Definition at line 615 of file FspmUpd.h.

#### 12.35.2.45 UINT16 FSPM\_CONFIG::SerialIoUartDebugIoBase

Offset 0x0150 - ISA Serial Base selection Select ISA Serial Base address could be initialized by boot loader.

Default is 0x3F8 0x3F8, 0x2F8

Definition at line 625 of file FspmUpd.h.

#### 12.35.2.46 UINT8 FSPM\_CONFIG::SnoopAllCores

Offset 0x006A - Snoop Throttle Config Set the Snoop All Core Config.

**0: Disable(Default)**, 1: Enable, 2: Auto 0: Disable, 1: Enable, 2: Auto

Definition at line 72 of file FspmUpd.h.



**12.35.2.47**  **UINT8 FSPM\_CONFIG::SnoopThrottleConfig**

Offset 0x0069 - Snoop Throttle Config Set the Snoop Throttle Config.

**0: Disable(Default)**, 1: Min, 2: Med, 3: Max 0:Disable, 1:Min, 2:Med, 3:Max

Definition at line 66 of file FspmUpd.h.

**12.35.2.48**  **UINT8 FSPM\_CONFIG::SplitLock**

Offset 0x0092 - Split Lock Split Lock.

**0: Disable(Default)**, 1: Enable, 2: Auto

Definition at line 263 of file FspmUpd.h.

**12.35.2.49**  **UINT8 FSPM\_CONFIG::StaleAtoSOptEn**

Offset 0x0090 - HA A to S directory optimization HA A to S directory optimization.

0: Disable, 1: Enable, **2: Auto(Default)**

Definition at line 252 of file FspmUpd.h.

**12.35.2.50**  **UINT8 FSPM\_CONFIG::ThermalDeviceEnable**

Offset 0x010D - ThermalDeviceEnable Thermal Device Mode.

0: Disable, 1: Enabled in PCI mode, **2: Enabled in ACPI mode(Default)**

Definition at line 570 of file FspmUpd.h.

**12.35.2.51**  **UINT8 FSPM\_CONFIG::TorThresLoctoremEmpty**

Offset 0x008D - TOR threshold - Loctorem threshold empty TOR threshold - Loctorem threshold empty.

0: Disable, **1: Auto(Default)**, 2: Low, 3: Medium, 4: High 0:Disable, 1:Auto, 2:Low, 3:Medium, 4:High

Definition at line 236 of file FspmUpd.h.

**12.35.2.52**  **UINT8 FSPM\_CONFIG::TorThresLoctoremNorm**

Offset 0x008C - TOR threshold - Loctorem threshold normal TOR threshold - Loctorem threshold normal.

0: Disable, **1: Auto(Default)**, 2: Low, 3: Medium, 4: High 0:Disable, 1:Auto, 2:Low, 3:Medium, 4:High

Definition at line 229 of file FspmUpd.h.

**12.35.2.53**  **UINT8 FSPM\_CONFIG::TscSyncEn**

Offset 0x008F - TSC Sync in Sockets TSC Sync in Sockets.

0: Disable, 1: Enable, **2: Auto(Default)**

Definition at line 247 of file FspmUpd.h.

**12.35.2.54**  **UINT8 FSPM\_CONFIG::UmaClustering**

Offset 0x0070 - UMA Clustering Set number of enabled UMA Clusters.

**0: Disable(Default)**, 2: Two Clusters, 4: Four Clusters 0:Disable, 2:Two Clusters, 4:Four Clusters

Definition at line 109 of file FspmUpd.h.

#### 12.35.2.55 UINT32 FSPM\_CONFIG::WaitTimeForPSBP

Offset 0x00B8 - WaitTimeForPSBP Number of milliseconds to wait for remote CPUs to initialize.

Default: 30 sec

Definition at line 350 of file FspmUpd.h.

#### 12.35.2.56 UINT8 FSPM\_CONFIG::XptPrefetchEn

Offset 0x0075 - XPT Prefetch Enable XPT Prefetch.

0: Disable, 1: Enable, **2: Auto(Default)**

Definition at line 138 of file FspmUpd.h.

The documentation for this struct was generated from the following file:


- [FspmUpd.h](#)

## 12.36 FSPM\_UPD Struct Reference

Fsp M UPD Configuration.

```
#include <FspmUpd.h>
```

Collaboration diagram for FSPM\_UPD:



### Public Attributes

- FSP\_UPD\_HEADER [FspUpdHeader](#)  
*Offset 0x0000.*
- FSPM\_ARCH\_UPD [FspmArchUpd](#)  
*Offset 0x0020.*
- [FSPM\\_CONFIG](#) [FspmConfig](#)  
*Offset 0x0040.*
- UINT8 [UnusedUpdSpace4](#) [2]  
*Offset 0x0164.*
- UINT16 [UpdTerminator](#)  
*Offset 0x0166.*

### 12.36.1 Detailed Description

Fsp M UPD Configuration.

Definition at line 638 of file FspmUpd.h.

The documentation for this struct was generated from the following file:

- [FspmUpd.h](#)

## 12.37 FSPS\_CONFIG Struct Reference

FSP-S Configuration.

```
#include <FspsUpd.h>
```

### Public Attributes

- [UINT8 BifurcationPcie0](#)  
*Offset 0x0020 - PCIe Controller 0 Bifurcation Configure PCI Express controller 0 bifurcation.*
- [UINT8 BifurcationPcie1](#)  
*Offset 0x0021 - PCIe Controller 1 Bifurcation Configure PCI Express controller 1 bifurcation.*
- [UINT8 ActiveCoreCount](#)  
*Offset 0x0022 - Active Core Count Select # of Active Cores (Default: 0, 0:ALL, 1..15 = 1..15 Cores) 0:ALL, 1:1, 2:2, 3:3, 4:4, 5:5, 6:6, 7:7, 8:8, 9:9, 10:10, 11:11, 12:12, 13:13, 14:14, 15:15.*
- [UINT8 UnusedUpdSpace0](#)  
*Offset 0x0023.*
- [UINT32 CpuMicrocodePatchBase](#)  
*Offset 0x0024.*
- [UINT32 CpuMicrocodePatchSize](#)  
*Offset 0x0028.*
- [UINT8 EnablePcie0](#)  
*Offset 0x002C - PCIe Controller 0 Enable / Disable PCI Express controller 0 \$EN\_DIS.*
- [UINT8 EnablePcie1](#)  
*Offset 0x002D - PCIe Controller 1 Enable / Disable PCI Express controller 1 \$EN\_DIS.*
- [UINT8 EnableEmmc](#)  
*Offset 0x002E - Embedded Multi-Media Controller (eMMC) Enable / Disable Embedded Multi-Media controller \$E←N\_DIS.*
- [UINT8 EnableGbE](#)  
*Offset 0x002F - LAN Controllers Enable / Disable LAN controllers, refer to FSP Integration Guide for details.*
- [UINT32 FiaMuxConfigRequestPtr](#)  
*Offset 0x0030.*
- [UINT8 PcieRootPort0DeEmphasis](#)  
*Offset 0x0034 - PCIe Root Port 0 DeEmphasis Desired DeEmphasis level for PCIE root port 0:6dB, 1:3.5dB.*
- [UINT8 PcieRootPort1DeEmphasis](#)  
*Offset 0x0035 - PCIe Root Port 1 DeEmphasis Desired DeEmphasis level for PCIE root port 0:6dB, 1:3.5dB.*
- [UINT8 PcieRootPort2DeEmphasis](#)  
*Offset 0x0036 - PCIe Root Port 2 DeEmphasis Desired DeEmphasis level for PCIE root port 0:6dB, 1:3.5dB.*
- [UINT8 PcieRootPort3DeEmphasis](#)  
*Offset 0x0037 - PCIe Root Port 3 DeEmphasis Desired DeEmphasis level for PCIE root port 0:6dB, 1:3.5dB.*
- [UINT8 PcieRootPort4DeEmphasis](#)  
*Offset 0x0038 - PCIe Root Port 4 DeEmphasis Desired DeEmphasis level for PCIE root port 0:6dB, 1:3.5dB.*

- UINT8 [PcieRootPort5DeEmphasis](#)  
*Offset 0x0039 - PCIe Root Port 5 DeEmphasis Desired DeEmphasis level for PCIe root port 0:6dB, 1:3.5dB.*
- UINT8 [PcieRootPort6DeEmphasis](#)  
*Offset 0x003A - PCIe Root Port 6 DeEmphasis Desired DeEmphasis level for PCIe root port 0:6dB, 1:3.5dB.*
- UINT8 [PcieRootPort7DeEmphasis](#)  
*Offset 0x003B - PCIe Root Port 7 DeEmphasis Desired DeEmphasis level for PCIe root port 0:6dB, 1:3.5dB.*
- UINT32 [EMMCDLLConfigPtr](#)  
*Offset 0x003C.*
- UINT8 [ReservedSiliconInitUpd](#) [16]  
*Offset 0x0040.*

### 12.37.1 Detailed Description

FSP-S Configuration.

Definition at line 43 of file FspsUpd.h.

### 12.37.2 Member Data Documentation

#### 12.37.2.1 UINT8 FSPS\_CONFIG::BifurcationPcie0

Offset 0x0020 - PCIe Controller 0 Bifurcation Configure PCI Express controller 0 bifurcation.

0:X2X2X2X2, 1:X2X2X4, 2:X4X2X2, 3:X4X4, 4:X8

Definition at line 49 of file FspsUpd.h.

#### 12.37.2.2 UINT8 FSPS\_CONFIG::BifurcationPcie1

Offset 0x0021 - PCIe Controller 1 Bifurcation Configure PCI Express controller 1 bifurcation.

0:X2X2X2X2, 1:X2X2X4, 2:X4X2X2, 3:X4X4, 4:X8

Definition at line 55 of file FspsUpd.h.

#### 12.37.2.3 UINT8 FSPS\_CONFIG::EnableGbE

Offset 0x002F - LAN Controllers Enable / Disable LAN controllers, refer to FSP Integration Guide for details.

0:Disable LAN 0 & LAN 1, 1:Enable LAN 0 & LAN 1, 2:Disable LAN 1 only

Definition at line 98 of file FspsUpd.h.

The documentation for this struct was generated from the following file:

- [FspsUpd.h](#)


## 12.38 FSPS\_UPD Struct Reference

Fsp S UPD Configuration.

```
#include <FspsUpd.h>
```

---

Collaboration diagram for FSPS\_UPD:



### Public Attributes

- FSP\_UPD\_HEADER [FspUpdHeader](#)  
Offset 0x0000.
- FSPS\_CONFIG [FspConfig](#)  
Offset 0x0020.
- UINT8 [UnusedUpdSpace1](#) [6]  
Offset 0x0050.
- UINT16 [UpdTerminator](#)  
Offset 0x0056.

#### 12.38.1 Detailed Description

Fsp S UPD Configuration.

Definition at line 163 of file `FspsUpd.h`.

The documentation for this struct was generated from the following file:

- [FspsUpd.h](#)

## 12.39 FSPT\_CONFIG Struct Reference

FSP-T Configuration.

```
#include <FsptUpd.h>
```

### Public Attributes

- UINT8 [FsptPort80RouteDisable](#)  
Offset 0x0040 - Disable Port80 output in FSP-T Select Port80 Control in FSP-T (0:VPD-Style, 1:Enable Port80 Output, 2:Disable Port80 Output, refer to FSP Integration Guide for details 0:VPD-Style, 1:Enable Port80 Output[Default], 2↔:Disable Port80 Output.
- UINT8 [ReservedTempRamInitUpd](#) [31]  
Offset 0x0041.

### 12.39.1 Detailed Description

FSP-T Configuration.

Definition at line 68 of file FsptUpd.h.

The documentation for this struct was generated from the following file:

- [FsptUpd.h](#)

## 12.40 FSPT\_CORE\_UPD Struct Reference

FSP-T Core UPD.

```
#include <FsptUpd.h>
```

### Public Attributes

- UINT32 [MicrocodeRegionBase](#)  
*Offset 0x0020.*
- UINT32 [MicrocodeRegionLength](#)  
*Offset 0x0024.*
- UINT32 [CodeRegionBase](#)  
*Offset 0x0028.*
- UINT32 [CodeRegionLength](#)  
*Offset 0x002C.*
- UINT8 [Reserved1](#) [16]  
*Offset 0x0030.*

### 12.40.1 Detailed Description

FSP-T Core UPD.

Definition at line 43 of file FsptUpd.h.

The documentation for this struct was generated from the following file:

- [FsptUpd.h](#)


## 12.41 FSPT\_UPD Struct Reference

Fsp T UPD Configuration.

```
#include <FsptUpd.h>
```

---

Collaboration diagram for FSPT\_UPD:



### Public Attributes

- FSP\_UPD\_HEADER [FspUpdHeader](#)  
*Offset 0x0000.*
- FSPT\_CORE\_UPD [FsptCoreUpd](#)  
*Offset 0x0020.*
- FSPT\_CONFIG [FsptConfig](#)  
*Offset 0x0040.*
- UINT8 [UnusedUpdSpace0](#) [6]  
*Offset 0x0060.*
- UINT16 [UpdTerminator](#)  
*Offset 0x0066.*

#### 12.41.1 Detailed Description

Fsp T UPD Configuration.

Definition at line 84 of file [FsptUpd.h](#).

The documentation for this struct was generated from the following file:

- [FsptUpd.h](#)

## 12.42 GUID Struct Reference

128 bit buffer containing a unique identifier value.

```
#include <Base.h>
```

#### 12.42.1 Detailed Description

128 bit buffer containing a unique identifier value.

Unless otherwise specified, aligned on a 64 bit boundary.

Definition at line 222 of file [Base.h](#).

The documentation for this struct was generated from the following file:

- [Base.h](#)

## 12.43 IPv4\_ADDRESS Struct Reference

4-byte buffer.

```
#include <Base.h>
```

### 12.43.1 Detailed Description

4-byte buffer.

An IPv4 internet protocol address.

Definition at line 232 of file Base.h.

The documentation for this struct was generated from the following file:

- [Base.h](#)

## 12.44 IPv6\_ADDRESS Struct Reference

16-byte buffer.

```
#include <Base.h>
```

### 12.44.1 Detailed Description

16-byte buffer.

An IPv6 internet protocol address.

Definition at line 239 of file Base.h.

The documentation for this struct was generated from the following file:

- [Base.h](#)

## 12.45 KTI\_HOST\_IN Struct Reference

KTIRC input structure.

```
#include <KtiHost.h>
```

### Public Attributes

- `UINT8` [BusRatio](#) [MAX\_SOCKET]  
*Indicates the ratio of Bus/MMIOL/IO resource to be allocated for each CPU's IIO.*
  - `UINT8` [D2KCcreditConfig](#)  
*1 - Min, 2 - Med (Default), 3- Max*
  - `UINT8` [SnoopThrottleConfig](#)  
*0 - Disabled (Default), 1 - Min, 2 - Med, 3- Max*
  - `UINT8` [SnoopAllCores](#)  
*0 - Disabled, 1 - Enabled, 2 - Auto*
-



- UINT8 [LegacyVgaSoc](#)  
*Socket that claims the legacy VGA range; valid values are 0-7; 0 is default.*
- UINT8 [LegacyVgaStack](#)  
*Stack that claims the legacy VGA range; valid values are 0-3; 0 is default.*
- UINT8 [ColdResetRequestStart](#)
- UINT8 [P2pRelaxedOrdering](#)  
*0 - Disable(default) 1 - Enable*
- UINT8 [DebugPrintLevel](#)  
*Bit 0 - Fatal, Bit1 - Warning, Bit2 - Info Summary; Bit 3 - Info detailed. 1 - Enable; 0 - Disable.*
- UINT8 [SncEn](#)  
*0 - Disable, (default) 1 - Enable*
- UINT8 [UmaClustering](#)  
*0 - Disable, 2 - 2Clusters UMA, 4 - 4Clusters UMA*
- UINT8 [IoDcMode](#)  
*0 - Disable IODC, 1 - AUTO (default), 2 - IODC\_EN\_REM\_INVITOM\_PUSH, 3 - IODC\_EN\_REM\_INVITOM\_ALL↔OCFLOW 4 - IODC\_EN\_REM\_INVITOM\_ALLOC\_NONALLOC, 5 - IODC\_EN\_REM\_INVITOM\_AND\_WCILF*
- UINT8 [DegradePrecedence](#)  
*Use DEGRADE\_PRECEDENCE definition; TOPOLOGY\_PRECEDENCE is default.*
- UINT8 [Degrade4SPreference](#)  
*4S1LFullConnect topology is default; another option is 4S2LRing topology.*
- UINT8 [DirectoryModeEn](#)  
*0 - Disable; 1 - Enable (default)*
- UINT8 [XptPrefetchEn](#)  
*Xpt Prefetch : 1 - Enable; 0 - Disable; 2 - Auto (default)*
- UINT8 [KtiPrefetchEn](#)  
*Kti Prefetch : 1 - Enable; 0 - Disable; 2 - Auto (default)*
- UINT8 [XptRemotePrefetchEn](#)  
*Xpt Remote Prefetch : 1 - Enable; 0 - Disable; 2 - Auto (default) (ICX only)*
- UINT8 [RdCurForXptPrefetchEn](#)  
*RdCur for XPT Prefetch : 0 - Disable, 1 - Enable, 2- Auto (default)*
- UINT8 [KtiFpgaEnable](#) [MAX\_SOCKET]  
*Indicate if should enable Fpga device found in this socket : 0 - Disable, 1 - Enable, 2- Auto.*
- UINT8 [DdrtQosMode](#)  
*DDRT QoS Feature: 0 - Disable (default), 1 - M2M QoS Enable, Cha QoS Disable 2 - M2M QoS Enable, Cha QoS Enable.*
- UINT8 [KtiLinkSpeedMode](#)  
*Link speed mode selection; 0 - Slow Speed; 1- Full Speed (default)*
- UINT8 [KtiLinkSpeed](#)  
*Use KTI\_LINKSPEED definition.*
- UINT8 [KtiAdaptationEn](#)  
*0 - Disable, 1 - Enable*
- UINT8 [KtiAdaptationSpeed](#)  
*Use KTI\_LINK\_SPEED definition; MAX\_KTI\_LINK\_SPEED - Auto (i.e BIOS choosen speed)*
- UINT8 [KtiLinkL0pEn](#)  
*0 - Disable, 1 - Enable, 2- Auto (default)*
- UINT8 [KtiLinkL1En](#)  
*0 - Disable, 1 - Enable, 2- Auto (default)*
- UINT8 [KtiFailoverEn](#)  
*0 - Disable, 1 - Enable, 2- Auto (default)*
- UINT8 [KtiLbEn](#)  
*0 - Disable(default), 1 - Enable*

- UINT8 [KtiCrcMode](#)  
*CRC\_MODE\_16BIT, CRC\_MODE\_ROLLING\_32BIT, CRC\_MODE\_AUTO or CRC\_MODE\_PER\_LINK.*
  - UINT8 [KtiCpuSktHotPlugEn](#)  
*0 - Disable (default), 1 - Enable*
  - UINT8 [KtiCpuSktHotPlugTopology](#)  
*0 - 4S Topology (default), 1 - 8S Topology*
  - UINT8 [KtiSkuMismatchCheck](#)  
*0 - No, 1 - Yes (default)*
  - UINT8 [IrqThreshold](#)  
*IRQ Threshold setting.*
  - UINT8 [TorThresLoctoremNorm](#)  
*TOR threshold - Loctorem threshold normal.*
  - UINT8 [TorThresLoctoremEmpty](#)  
*TOR threshold - Loctorem threshold empty.*
  - UINT8 [MbeBwCal](#)  
*0 - Linear, 1 - Biased, 2 - Legacy, 3 - AUTO (default = Linear)*
  - UINT8 [TscSyncEn](#)  
*TSC sync in sockets: 0 - Disable, 1 - Enable, 2 - AUTO (Default)*
  - UINT8 [StaleAtoSOptEn](#)  
*HA A to S directory optimization: 1 - Enable; 0 - Disable; 2 - Auto (Default)*
  - UINT8 [LLCDeadLineAlloc](#)  
*LLC dead line alloc: 1 - Enable(Default); 0 - Disable.*
  - UINT8 [SplitLock](#)
  - UINT8 [ColdResetRequestEnd](#)
  - KTI\_CPU\_SETTING [PhyLinkPerPortSetting](#) [MAX\_SOCKET]  
*Phy/Link Layer Options (per Port)*
  - UINT8 [mmCfgBase](#)  
*MMCFG Base address, must be 64MB (SKX, HSX, BDX) / 256MB (GROVEPORT) aligned. Options: {0:1G, 1:1.5G, 2:1.75G, 3:2G, 4:2.25G, 5:3G, 6: Auto}.*
  - UINT8 [mmCfgSize](#)  
*MMCFG Size address, must be 64M, 128M or 256M. Options: {0:64M, 1:128M, 2:256M, 3:512M, 4:1G, 5:2G, 6: Auto}.*
  - UINT32 [mmiolBase](#)  
*MMIOL Base address, must be 64MB aligned.*
  - UINT32 [mmiolSize](#)  
*MMIOL Size address.*
  - UINT32 [mmiohBase](#)  
*Address bits above 4GB, i.e, the hex value here is address Bit[45:32] for SKX family, Bit[51:32] for ICX-SP.*
  - UINT8 [CpuPaLimit](#)  
*Limits the max address to 46bits. This will take precedence over mmiohBase.*
  - UINT8 [lowGap](#)
  - UINT8 [highGap](#)
  - UINT16 [mmiohSize](#)  
*Number of 1GB contiguous regions to be assigned for MMIOH space per CPU. Range 1-1024.*
  - UINT8 [isocEn](#)  
*1 - Enable; 0 - Disable (BIOS will force this for 4S)*
  - UINT8 [dcaEn](#)  
*1 - Enable; 0 - Disable*
  - UINT32 [BoardTypeBitmask](#)  
*BoardTypeBitmask:*
  - UINT32 [AllLanesPtr](#)
-

- Pointer to an array of [ALL\\_LANES\\_EPARAM\\_LINK\\_INFO](#) structures.*
- UINT32 [PerLanePtr](#)
  - Pointer to an array of [PER\\_LANE\\_EPARAM\\_LINK\\_INFO](#) structures.*
- UINT32 [AllLanesSizeOfTable](#)
  - Number of elements in array pointed to by [AllLanesPtr](#).*
- UINT32 [PerLaneSizeOfTable](#)
  - Number of elements in array pointed to by [PerLanePtr](#).*
- UINT32 [WaitTimeForPSBP](#)
  - the wait time in units of 1000us for PBSP to check in.*
- BOOLEAN [IsKtiNvramDataReady](#)
  - Used internally, Reserved.*
- UINT32 [OemHookPostTopologyDiscovery](#)
  - OEM\_HOOK\_POST\_TOPOLOGY\_DISCOVERY function pointer. Invoked at the end of topology discovery, used for error reporting.*
- UINT32 [OemGetResourceMapUpdate](#)
  - OEM\_GET\_RESOURCE\_MAP\_UPDATE function pointer. Allows platform code to adjust the resource map.*
- UINT32 [OemGetAdaptedEqSettings](#)
- UINT32 [OemCheckCpuPartsChangeSwap](#)
- BOOLEAN [WaSerializationEn](#)
  - Enable BIOS serialization WA by [PcdWaSerializationEn](#).*
- UINT8 [KtiInEnableMktme](#)
  - 0 - Disabled; 1 - Enabled; Mktme status decides D2Kti feature state*
- UINT32 [CFRImagePtr](#)
  - Pointers to the location of the CFR/SINIT binaries.*
- UINT8 [S3mCFRCommit](#)
  - 0 - Disable S3m CFR flow. 1 - Provision S3m CFR but not Commit. 2 - Provision and Commit S3M CFR.*
- UINT8 [PucodeCFRCommit](#)
  - 0 - Disable Pucode CFR flow. 1 - Provision Pucode CFR but not Commit. 2 - Provision and Commit Pucode CFR.*

### 12.45.1 Detailed Description

KTIRC input structure.

Definition at line 182 of file KtiHost.h.

### 12.45.2 Member Data Documentation

#### 12.45.2.1 UINT32 KTI\_HOST\_IN::BoardTypeBitmask

BoardTypeBitmask:

- Bits[3:0] - Socket0
  - Bits[7:4] - Socket1
  - Bits[11:8] - Socket2
  - Bits[15:12] - Socket3
  - Bits[19:16] - Socket4
  - Bits[23:20] - Socket5
  - Bits[27:24] - Socket6
-

- Bits[31:28] - Socket7

Within each Socket-specific field, bits mean:

- Bit0 = CPU\_TYPE\_STD support; always 1 on Socket0
- Bit1 = CPU\_TYPE\_F support
- Bit2 = CPU\_TYPE\_P support
- Bit3 = reserved

Definition at line 282 of file KtiHost.h.

#### 12.45.2.2 UINT8 KTI\_HOST\_IN::BusRatio[MAX\_SOCKET]

Indicates the ratio of Bus/MMIOL/IO resource to be allocated for each CPU's IIO.

Value 0 indicates, that CPU is not relevant for the system. If resource is requested for an CPU that is not currently populated, KTIRC will assume that the ratio is 0 for that CPU and won't allocate any resources for it. If resource is not requested for an CPU that is populated, KTIRC will force the ratio for that CPU to 1.

Definition at line 196 of file KtiHost.h.

#### 12.45.2.3 UINT32 KTI\_HOST\_IN::CFRImagePtr

Pointers to the location of the CFR/SINIT binaries.

Contains a pointer to a 24 byte fixed length array. The array contains the 3 instances of the following c-struct

```
typedef struct {
    UINT32  CfrImagePtr;
    UINT32  CfrImageSize;
}
```

This allows a maximum of 3 CFR/SINIT binaries to be provided by platform code.

Definition at line 311 of file KtiHost.h.

#### 12.45.2.4 UINT8 KTI\_HOST\_IN::ColdResetRequestEnd

**Deprecated** Reserved.

Definition at line 245 of file KtiHost.h.

#### 12.45.2.5 UINT8 KTI\_HOST\_IN::ColdResetRequestStart

**Deprecated** Reserved.

Definition at line 203 of file KtiHost.h.

#### 12.45.2.6 UINT8 KTI\_HOST\_IN::highGap

**Deprecated** Reserved.

Definition at line 260 of file KtiHost.h.

## 12.45.2.7 UINT8 KTI\_HOST\_IN::lowGap

**Deprecated** Reserved.

Definition at line 259 of file KtiHost.h.

## 12.45.2.8 UINT32 KTI\_HOST\_IN::OemCheckCpuPartsChangeSwap

**Deprecated** Reserved, must be set to 0.

Definition at line 292 of file KtiHost.h.

## 12.45.2.9 UINT32 KTI\_HOST\_IN::OemGetAdaptedEqSettings

**Deprecated** Reserved, must be set to 0.

Definition at line 291 of file KtiHost.h.

## 12.45.2.10 UINT8 KTI\_HOST\_IN::SplitLock

**Deprecated** Reserved, must be set to 0.

Definition at line 244 of file KtiHost.h.

The documentation for this struct was generated from the following file:


- [KtiHost.h](#)

## 12.46 memSetup Struct Reference

Host memory setup structure declaration.

```
#include <MemoryPolicyPpi.h>
```

Collaboration diagram for memSetup:



## Public Attributes

- [UINT32 options](#)  
*Flags for enabling (1)/disabling(0) MRC features.*
  - [UINT32 optionsExt](#)  
*Flags for enabling (1)/disabling(0) MRC features.*
  - [UINT32 optionsNgn](#)  
*NGN Flags.*
  - [UINT8 PdaModeX16](#)  
*PDA behavior for x16 devices.*
  - [UINT8 imcBclk](#)  
*IMC BCLK frequency.*
  - [UINT8 enforcePOR](#)  
*Enforce memory POR configurations.*
  - [UINT8 ddrFreqLimit](#)  
*DDR Frequency Limit.*
  - [UINT8 chInter](#)  
*Channels interleave setting.*
  - [UINT8 dimmTypeSupport](#)  
*DIMM types.*
  - [UINT8 ckeThrottling](#)  
*CKE Power managment mode.*
  - [UINT8 olttPeakBWLIMITPercent](#)  
*Open Loop Thermal Throttling.*
  - [UINT16 thermalThrottlingOptions](#)  
*Bitmapped field for Thermal Throttling Modes.*
  - [UINT8 TempRefreshOption](#)  
*Option to manualy enter Temperature refresh value.*
  - [UINT8 HalfxRefreshValue](#)  
*Half X temperature refresh value.*
  - [UINT8 TwoxRefreshValue](#)  
*Two X temperature refresh value.*
  - [UINT8 FourxRefreshValue](#)  
*Four X temperature refresh value.*
  - [UINT8 MemHotOuputAssertThreshold](#)  
*Thermal Throttling O/P bits - (High | Mid | Low).*
  - [UINT8 ThrottlingMidOnTempLo](#)  
*Enable/Disable the initialization of THRTMID on TEMPLO.*
  - [UINT8 DramRaplEnable](#)  
*Enable/Disable DRAM RAPL.*
  - [UINT8 dramraplbwlmittf](#)  
*Multipler of BW\_LIMIT\_TF when DRAM RAPL is enabled.*
  - [UINT8 CmsEnableDramPm](#)  
*Notify PCU to enable/disable DRAM PM of memory controller.*
  - [UINT8 dramraplRefreshBase](#)  
*DRAM RAPL Refresh Base.*
  - [UINT8 perBitDeSkew](#)  
*Enable disable per Bit DeSkew Training.*
  - [UINT8 FactoryResetClear](#)  
*NVDIMM Factory Reset Clear.*
  - [UINT8 enableBacksideRMT](#)
-

- Enable Backside RMT.*

    - UINT8 [enableBacksideCMDRMT](#)

*Enable Backside CMD RMT.*
  - UINT8 [enableNgnBcomMargining](#)

*Enable NVMDIMM BCOM margining support.*
  - UINT8 [trainingResultOffsetFunctionEnable](#)

*Training Result Offset function enable or disable.*
  - INT16 [offsetTxDq](#)

*Platform value to offset the final memory training result of TxDq.*
  - INT16 [offsetRxDq](#)

*Platform value to offset the final memory training result of RxDq.*
  - INT16 [offsetTxVref](#)

*Platform value to offset the final memory training result of TxVref.*
  - INT16 [offsetRxVref](#)

*Platform value to offset the final memory training result of RxVref.*
  - INT16 [offsetCmdAll](#)

*Platform value to offset the final memory training result of CmdAll.*
  - INT16 [offsetCmdVref](#)

*Platform value to offset the final memory training result of CmdVref.*
  - INT16 [offsetCtlAll](#)

*Platform value to offset the final memory training result of CtlAll.*
  - INT16 [OffsetRecEn](#)

*Platform value to offset the final memory training result of RecvEn.*
  - UINT32 [rmtPatternLength](#)

*Rank Margin Test: patten length.*
  - UINT32 [rmtPatternLengthExt](#)

*Rank Margin Test: patten length extension.*
  - UINT32 [patrolScrubDuration](#)

*Memory RAS: Specifies the number of hours it takes for patrol scrub to scrub all system memory.*
  - UINT8 [DieSparing](#)

*Enable/Disable Memory RAS die sparing.*
  - UINT8 [NgnAddressRangeScrub](#)

*Memory RAS: Address Range Scrubbing.*
  - UINT16 [memTestLoops](#)

*Number of MemTests loops to execute for legacy MemTest (type 8 and 10), that provides the ability of inverting the data pattern in every odd pass for detecting opposite polarity faults.*
  - UINT32 [AdvMemTestOptions](#)

*CPGC MemTest step bit fields to enable different advanced MemTest options.*
  - UINT8 [AdvMemTestPpr](#)

*Enable/Disable PPR repair during Advanced Memtest.*
  - UINT8 [AdvMemTestRetry](#)

*Retry the Advanced Memtest step after a PPR repair occurs This option is useful for testing that the PPR repair was successful, but it adds some latency.*
  - UINT8 [AdvMemTestResetList](#)

*Reset row fail list after executing each Advanced MemTest option This option is useful for testing multiple options.*
  - UINT8 [AdvMemTestCondition](#)

*Set Test Conditions for Advanced Memtest algorithms ADV\_MEM\_TEST\_COND\_DISABLE - Do not modify test conditions during Advanced Memtest ADV\_MEM\_TEST\_COND\_AUTO - Modify test conditions automatically based on Advanced Memtest algorithm ADV\_MEM\_TEST\_COND\_MANUAL - Modify test conditions manually based on Adv↔ MemTestCond input options.*
  - UINT16 [AdvMemTestCondVdd](#)
-

Manually set Vdd level when AdvMemTestCondition = ADV\_MEM\_TEST\_COND\_MANUAL Specify Vdd in units of mV.

- UINT8 [AdvMemTestCondTwr](#)

Manually set host Write Recovery time when AdvMemTestCondition = ADV\_MEM\_TEST\_COND\_MANUAL Specify host tWR value in units of tCK.

- UINT16 [AdvMemTestCondTrefi](#)

Manually set host tREFI time when AdvMemTestCondition = ADV\_MEM\_TEST\_COND\_MANUAL Specify host tREFI in units of usec.

- UINT32 [AdvMemTestCondPause](#)

Manually set Pause time without refresh when AdvMemTestCondition = ADV\_MEM\_TEST\_COND\_MANUAL Specify the Pause time in units of msec.

- UINT8 [AdvMemTestRankListNumEntries](#)

Indicate the number of Ranks that will be tested in the system.

- [AdvMemTestRankData](#) [AdvMemTestRankList](#) [ADV\_MT\_LIST\_LIMIT]

The list of Rank addresses in the system that will execute AdvMemTest.

- UINT16 [scrambleSeedLow](#)

Low 16 bits of the data scrambling seed.

- UINT16 [scrambleSeedHigh](#)

High 16 bits of the data scrambling seed.

- UINT8 [ADREn](#)

ADR: Enable/Disable Async DRAM Refresh(ADR) feature

- UINT8 [LegacyADRMdEn](#)

ADR: Enable/Disable Legacy ADR Async DRAM Refresh(ADR) feature

- UINT8 [MinNormalMemSize](#)

ADR: Minimum memory size assigned as system memory when only JEDEC NVDIMMs are present

- UINT8 [ADRDatSaveMode](#)

ADR: Data Save Mode for ADR.

- UINT8 [check\\_pm\\_sts](#)

ADR: Use the PCH\_PM\_STS register as ADR recovery indicator.

- UINT8 [check\\_platform\\_detect](#)

ADR: Use the PlatformDetectADR OEM hook function as ADR recovery indicator.

- UINT16 [normOpplntvl](#)

Memory RAS: Normal operation duration within sparing interval.

- SMB\_CLOCK\_FREQUENCY [SpdSmbSpeed](#)

SM Bus Clock Frequency- see SMB\_CLOCK\_FREQUENCY.

- UINT8 [SpdPrintEn](#)

Enable(1)/Disable(0) SPD data Print.

- UINT16 [SpdPrintLength](#)

Print length of SPD data.

- struct [ddrSocketSetup](#) [socket](#) [MAX\_SOCKET]

Socket setup configuration.

- struct [memTiming](#) [inputMemTime](#)

Memory timing settings.

- UINT8 [customRefreshRate](#)

Custom tuning multiplier of Refresh rate from 2.0x to 4.0x in units of 0.1x.

- UINT8 [partialmirrorsad0](#)

Enable Mirror on entire memory for TAD0.

- UINT16 [partialmirrorsize](#) [MAX\_PARTIAL\_MIRROR]

Size of each partial mirror to be created in order.



- UINT8 [partialMirrorUEFI](#)  
*Imitate behavior of UEFI based Address Range Mirror with setup option.*
  - UINT32 [partialmirrorpercent](#)  
*Numerator of the mirror ratio.*
  - UINT8 [partialmirrorsts](#)  
*Partial mirror status.*
  - UINT8 [ImmediateFailoverAction](#)  
*Immediate failover enable or disable when mirror scrub reads a uncorrected error.*
  - UINT8 [dliResetTestLoops](#)  
*Number of times to loop through RMT to test the DLL Reset.*
  - UINT32 [memFlows](#)  
*Flags to enable(1)/disable(0) memory training steps in MRC flow.*
  - UINT32 [memFlowsExt](#)  
*Extension of flags to enable(1)/disable(0) memory training steps in MRC flow.*
  - UINT8 [writePreamble](#)  
*Write Preamble timing.*
  - UINT8 [readPreamble](#)  
*Read Preamble timing.*
  - UINT8 [DramRaplExtendedRange](#)  
*Enable extended range for DRAM RAPL.*
  - UINT16 [spareErrTh](#)  
*Memory RAS: Threshold value for logging Correctable Errors(CE).*
  - UINT8 [NsddcEn](#)  
*Memory RAS: Enable/Disable New 48B SDDC.*
  - UINT8 [EsddcEn](#)  
*Memory RAS: Enable/Disable enhanced sddc.*
  - UINT8 [ColumnCorrectionDisable](#)  
*Disable - Turns ON Column Correction feature. Enable - Turns OFF Column Correction feature.*
  - UINT8 [leakyBktTimeWindow](#)  
*Memory RAS: Enable/Disable leaky bucket time window based interface.*
  - UINT8 [leakyBktLo](#)  
*Leaky bucket low mask position.*
  - UINT8 [leakyBktHi](#)  
*Leaky bucket high mask position.*
  - UINT16 [leakyBktHour](#)  
*Leaky bucket time window based interface Hour(0 - 3744).*
  - UINT8 [leakyBktMinute](#)  
*Leaky bucket time window based interface Minute" (0 - 60).*
  - UINT8 [spareRanks](#)  
*Number of spare ranks per channel.*
  - UINT8 [interNVDIMMS](#)  
*Controls if NVDIMMs are interleaved together or not.*
  - UINT8 [restoreNVDIMMS](#)  
*Control if BIOS will perform NVDIMM Restore operation.*
  - UINT8 [eraseArmNVDIMMS](#)  
*Control if BIOS will perform NVDIMM erase & ARM operations.*
  - UINT8 [cmdSetupPercentOffset](#)  
*Cmd setup percent offset for late cmd traning result.*
-

- [UINT8 pprType](#)  
*Memory RAS.*
  - [PPR\\_ADDR\\_MRC\\_SETUP pprAddrSetup](#) [MAX\_PPR\_ADDR\_ENTRIES]  
*PPR Address.*
  - [UINT8 imcInter](#)  
*IMC interleave setting (within a socket). Valid options are 1 or 2 way interleave.*
  - [UINT8 oneRankTimingModeEn](#)  
*Enable/Disable support for JEDEC RCD v2.0+ One Rank Timing Mode.*
  - [UINT8 volMemMode](#)  
*Volatile Memory Mode.*
  - [UINT8 CacheMemType](#)  
*For 2LM, the caching type.*
  - [UINT8 DdrCacheSize](#)  
*Size of channel DDR to use as 2LM cache.*
  - [UINT8 PmemCaching](#)  
*Caching control for AppDirect.*
  - [UINT8 EadrSupport](#)  
*eADR support.*
  - [UINT8 FadrSupport](#)  
*Enable or disable fADR support.*
  - [UINT8 memInterleaveGran1LM](#)  
*Memory interleave mode for 1LM.*
  - [UINT8 EnableTwoWayNmCache](#)  
*Enable or disable biased 2-way near memory cache.*
  - [UINT16 NonPreferredWayMask](#)  
*A 10-bit mask to control the bias counter ratio.*
  - [UINT8 PreferredReadFirst](#)  
*Reads are issued to the non-preferred or preferred way first.*
  - [UINT8 FastZeroMemSupport](#)  
*Enable or disable boot-time fast zero memory support.*
  - [UINT8 DdrTMemPwrSave](#)  
*Enable/Disable DDRT memory power saving.*
  - [UINT8 patrolScrubAddrMode](#)  
*Memory RAS: Patrol Scrub Address Mode.*
  - [UINT8 SrefProgramming](#)  
*Self Refresh control programming.*
  - [UINT8 OppSrefEn](#)  
*Opportunistic self-refresh setting.*
  - [UINT8 MdllOffEn](#)  
*Master DLLs (MDLL) setting.*
  - [UINT8 PkgcSrefEn](#)  
*Enables or disables Self Refresh in PkgC flow.*
  - [UINT8 CkMode](#)  
*Configures CK behavior during self-refresh.*
  - [UINT8 CkeProgramming](#)  
*CKE Registers Programming Mode.*
  - [UINT8 CkIdleTimer](#)  
*CKE Idle Timer.*
  - [UINT8 ApdEn](#)  
*CKE Active Power Down Mode for DDR4 DIMMs.*
  - [UINT8 PpdEn](#)
-

- *CKE Precharge Power Down (PPD).*
- UINT8 [DdrtCkeEn](#)
  - *CKE Active Power Down Mode for DDR-T DIMMs.*
- UINT8 [DataDlloff](#)
  - *Turn off DDRIO data DLL in CKE Power Down or OppSR low power mode.*
- UINT8 [ExtendedADDDCEn](#)
  - *RAS: Enable/Disable Extended ADDDC sparing.*
- UINT8 [Blockgnt2cmd1cyc](#)
  - *DDRT Defeature Enable/Disable BLOCK GNT2CMD1CYC.*
- UINT8 [Disddrtopprd](#)
  - *Enable/Disable NVMDIMM OPPRD.*
- UINT8 [setSecureEraseAllDIMMs](#)
  - *NGNVM DIMM Secure Erase Unit, Erases the persistent memory region of the selected DIMMs".*
- UINT8 [setSecureEraseSktCh](#) [MAX\_SOCKET][MAX\_CH]
  - *Enable/Disable secure erase of persistent memory region of NVMDIMM.*
- UINT8 [FastGoConfig](#)
  - *Select Crystal Ridge FastGo QoS Configuration Profiles.*
- UINT8 [NvmdimmPerfConfig](#)
  - *Non-Volatile Memory DIMM baseline performance settings depending on the workload behavior.*
- EFI\_MEMORY\_TOPOLOGY\_TYPE [MemoryTopology](#) [MAX\_SOCKET][MAX\_CH]
  - *Memory topology of each channel per socket.*
- EFI\_MEMORY\_DIMM\_CONNECTOR\_TYPE [MemoryConnectorType](#) [MAX\_SOCKET][MAX\_CH]
  - *Memory connector type of each channel per socket.*
- UINT8 [AppDirectMemoryHole](#)
  - *Enable/Disable the App Direct Memory Hole.*
- UINT8 [LatchSystemShutdownState](#)
  - *Enable/disable Latch System Shutdown (LSS) of all enabled NVDIMMs.*
- UINT8 [EliminateDirectoryInFarMemory](#)
  - *Select snoopy mode for 2LM.*
- UINT8 [NvmdimmPowerCyclePolicy](#)
  - *Power Cycle Policy on NVM Surprise Clock Stop.*
- UINT8 [NvDimmEnergyPolicy](#)
  - *NV DIMM Energy Policy Management.*
- UINT8 [RxDfeEn](#)
  - *Option to force Rx DFE enabled or disabled.*
- UINT8 [TxRiseFallSlewRate](#)
  - *Enable/Disable TX Rise Fall Slew Rate Training.*
- UINT8 [ForcePxcInit](#)
  - *Forces PXC (Phase-based Crosstalk Cancellation) initialization.*
- UINT8 [CmiInitOption](#)
  - *CMI Initialize Option.*
- UINT8 [DisableDirForAppDirect](#)
  - *Snoopy mode for AD.*
- UINT8 [NvmMediaStatusException](#)
  - *Enable/Disable Crystal Ridge MediaStatus Exception.*
- UINT8 [NvmQos](#)
  - *Select Crystal Ridge QoS tuning recipes.*
- UINT8 [ExtendedType17](#)
  - *Disable/Enable using extended Type 17 SMBIOS Structures.*
- UINT16 [DcpmmAveragePowerLimit](#)
  - *Gen 2 Intel Optane DC Persistent Memory (DCPMM) Average Power Limit (in mW)".*

- UINT8 [DcpmmAveragePowerTimeConstant](#)  
*Gen 2 DCPMM Average Power Time Constant for Turbo Mode support (in mSec).*
- UINT32 [DcpmmMbbAveragePowerTimeConstant](#)  
*Gen 2 DCPMM Average Power Time Constant for Memory Bandwidth Boost Feature support(in mSec).*
- UINT8 [DcpmmMbbFeature](#)  
*Gen 2 DCPMM Turbo Mode/Memory Bandwidth Boost Feature Enable.*
- UINT16 [DcpmmMbbMaxPowerLimit](#)  
*DCPPM Power limit in mW for Turbo Mode/Memory Bandwidth Boost Feature.*
- UINT8 [LsxImplementation](#)  
*Select LSx (LSI/LSR/LSW) ACPI method implementation.*
- UINT32 [NvdimmSmbusMaxAccessTime](#)  
*Set Smbus maximum access time*
- UINT32 [NvdimmSmbusReleaseDelay](#)  
*Set Smbus release delay.*
- UINT8 [NfitPublishMailboxStructsDisable](#)  
*Controls Mailbox structures in the NFIT.*
- UINT8 [EnforcePopulationPor](#)  
*Enforce memory population POR configurations.*
- UINT8 [TrefiPerChannel](#)  
*Configure Stagger Host Refresh feature.*
- UINT8 [TrainingCompOptions](#)  
*Training Comp Options Values.*
- UINT8 [PeriodicRcomp](#)  
*Periodic Rcomp Control.*
- UINT8 [PeriodicRcompInterval](#)  
*Periodic Rcomp Interval.*
- BOOLEAN [UseSmbusForMrwEarly](#)  
*Use SMBUS for early MRW commands.*
- UINT8 [AepNotSupportedException](#)  
*Enable/Disable AEP DIMM Not Supported Exception.*
- UINT8 [PanicWm](#)  
*Select between Panic/High Watermark of Auto or High or Low.*
- UINT8 [DataBufferDfe](#)  
*Enable/Disable LRDIMM DB DFE.*
- UINT8 [VirtualNumaEnable](#)  
*Enable/Disable Virtual NUMA.*
- UINT32 [smartTestKey](#)  
*Smart Test Key pattern.*
- BOOLEAN [RmtMinimumMarginCheckEnable](#)  
*Enable RMT minimum margin check.*

### 12.46.1 Detailed Description

Host memory setup structure declaration.

Definition at line 422 of file MemoryPolicyPpi.h.

## 12.46.2 Member Data Documentation

### 12.46.2.1 UINT8 memSetup::ADRSaveMode

ADR: Data Save Mode for ADR.

0=Disabled,  
1=Batterybacked,  
2=NVDIMM.

Definition at line 952 of file MemoryPolicyPpi.h.

### 12.46.2.2 UINT8 memSetup::ADREn

ADR: Enable/Disable Async DRAM Refresh(ADR) feature

0 - Disable.  
1 - Enable.

Definition at line 922 of file MemoryPolicyPpi.h.

### 12.46.2.3 UINT32 memSetup::AdvMemTestCondPause

Manually set Pause time without refresh when AdvMemTestCondition = ADV\_MEM\_TEST\_COND\_MANUAL Specify the Pause time in units of msec.

It is applied between write and read steps to test data retention.

Definition at line 886 of file MemoryPolicyPpi.h.

### 12.46.2.4 UINT16 memSetup::AdvMemTestCondTrefi

Manually set host tREFI time when AdvMemTestCondition = ADV\_MEM\_TEST\_COND\_MANUAL Specify host tREFI in units of usec.

7800 = 1x refresh rate; 15600 = 0.5x refresh rate

Definition at line 879 of file MemoryPolicyPpi.h.

### 12.46.2.5 UINT8 memSetup::AdvMemTestCondTwr

Manually set host Write Recovery time when AdvMemTestCondition = ADV\_MEM\_TEST\_COND\_MANUAL Specify host tWR value in units of tCK.

This timing is only applicable in Open Page mode.

Definition at line 873 of file MemoryPolicyPpi.h.

### 12.46.2.6 UINT8 memSetup::AdvMemTestRankListNumEntries

Indicate the number of Ranks that will be tested in the system.

A value of 0 will test all Ranks

Definition at line 891 of file MemoryPolicyPpi.h.

**12.46.2.7   UINT8 memSetup::AdvMemTestResetList**

Reset row fail list after executing each Advanced MemTest option This option is useful for testing multiple options.  
Definition at line 853 of file MemoryPolicyPpi.h.

**12.46.2.8   UINT8 memSetup::AepNotSupportedException**

Enable/Disable AEP DIMM Not Supported Exception.

0 = Disable.  
1 = Enable.

Definition at line 1894 of file MemoryPolicyPpi.h.

**12.46.2.9   UINT8 memSetup::ApdEn**

CKE Active Power Down Mode for DDR4 DIMMs.

0 = APD is disabled.  
1 = APD is enabled.

Definition at line 1475 of file MemoryPolicyPpi.h.

**12.46.2.10   UINT8 memSetup::AppDirectMemoryHole**

Enable/Disable the App Direct Memory Hole.

0 = disable.  
1 = enable.

Definition at line 1606 of file MemoryPolicyPpi.h.

**12.46.2.11   UINT8 memSetup::Blockgnt2cmd1cyc**

DDRT Defeature Enable/Disable BLOCK GNT2CMD1CYC.

0 = Disabled.  
1 = Enabled.

Definition at line 1520 of file MemoryPolicyPpi.h.

**12.46.2.12   UINT8 memSetup::CacheMemType**

For 2LM, the caching type.

---

Only valid if volMemMode is 2LM 0 - DDR caching DDRT.

Definition at line 1325 of file MemoryPolicyPpi.h.

#### 12.46.2.13 UINT8 memSetup::check\_platform\_detect

ADR: Use the PlatformDetectADR OEM hook function as ADR recovery indicator.

0 - Disable.

1 - Enable.

Definition at line 970 of file MemoryPolicyPpi.h.

#### 12.46.2.14 UINT8 memSetup::check\_pm\_sts

ADR: Use the PCH\_PM\_STS register as ADR recovery indicator.

0 - Disable.

1 - Enable.

Definition at line 961 of file MemoryPolicyPpi.h.

#### 12.46.2.15 UINT8 memSetup::chInter

Channels interleave setting.

Valid options are 1, 2, or 3 way interleave. Other values defaults to 3 ways interleave.

Definition at line 581 of file MemoryPolicyPpi.h.

#### 12.46.2.16 UINT8 memSetup::CkIdleTimer

CKE Idle Timer.

Set the number of rank idle cycles that causes CKE power-down entrance. The number of idle cycles (in DCLKs) are based from command CS assertion. It is important to program this parameter to be greater than roundtrip latency parameter in order to avoid the CKE de-assertion sooner than data return.

Definition at line 1466 of file MemoryPolicyPpi.h.

#### 12.46.2.17 UINT8 memSetup::CkeProgramming

CKE Registers Programming Mode.

Select manual or auto programming registers Control for CKE (DRAM powerdown modes). at Load Line point 0/1/23.

0 - auto - MRC determines the value.

1 - manual - use value from user Setup.

Definition at line 1455 of file MemoryPolicyPpi.h.

---

**12.46.2.18   UINT8 memSetup::ckeThrottling**

CKE Power managment mode.

0 = Disabled.  
1 = APD Enabled, PPD Disabled.  
2 = APD Disabled, PPDF Enabled.  
3 = APD Disabled, PPDS Enabled.  
4 = APD Enabled, PPDF Enabled.  
5 = APD Enabled, PPDS Enabled.

Definition at line 602 of file MemoryPolicyPpi.h.

**12.46.2.19   UINT8 memSetup::CkMode**

Configures CK behavior during self-refresh.

0 - CK is driven during self refresh.  
2 - CK is pulled low during self refresh.

Definition at line 1444 of file MemoryPolicyPpi.h.

**12.46.2.20   UINT8 memSetup::cmdSetupPercentOffset**

Cmd setup percent offset for late cmd traning result.

The possible values are from 0 to 100.

Definition at line 1276 of file MemoryPolicyPpi.h.

**12.46.2.21   UINT8 memSetup::CmilnitOption**

CMI Initialize Option.

0 = Initialize with desired credit.  
1 = Inialize with default(Reset Value)credit.

Definition at line 1687 of file MemoryPolicyPpi.h.

**12.46.2.22   UINT8 memSetup::CmsEnableDramPm**

Notify PCU to enable/disable DRAM PM of memory controller.

0 - Disable.  
1 - Enable.

Definition at line 692 of file MemoryPolicyPpi.h.

---



**12.46.2.23   UINT8 memSetup::DataBufferDfe**

Enable/Disable LRDIMM DB DFE.

0 - Disable;  
1 - Pmem Only;  
2 - All LRDIMM;

Definition at line 1915 of file MemoryPolicyPpi.h.

**12.46.2.24   UINT8 memSetup::DataDIIOff**

Turn off DDRIO data DLL in CKE Power Down or OppSR low power mode.

0 = Do not turn off data DLL.  
1 = Turn off data DLL.

Definition at line 1502 of file MemoryPolicyPpi.h.

**12.46.2.25   UINT16 memSetup::DcpmmAveragePowerLimit**

Gen 2 Intel Optane DC Persistent Memory (DCPMM) Average Power Limit (in mW)".  
Valid range for power limit starts from 10000mW and must be a multiple of 250mW."  
Definition at line 1738 of file MemoryPolicyPpi.h.

**12.46.2.26   UINT8 memSetup::DcpmmAveragePowerTimeConstant**

Gen 2 DCPMM Average Power Time Constant for Turbo Mode support (in mSec).  
This value is used as a base time window for power usage measurements.  
Definition at line 1746 of file MemoryPolicyPpi.h.

**12.46.2.27   UINT32 memSetup::DcpmmMbbAveragePowerTimeConstant**

Gen 2 DCPMM Average Power Time Constant for Memory Bandwidth Boost Feature support(in mSec).  
This value is used as a base time window for power usage measurements.  
Definition at line 1755 of file MemoryPolicyPpi.h.

**12.46.2.28   UINT8 memSetup::DcpmmMbbFeature**

Gen 2 DCPMM Turbo Mode/Memory Bandwidth Boost Feature Enable.

0 = Disable.  
1 = Enable.

---

Definition at line 1764 of file MemoryPolicyPpi.h.

#### 12.46.2.29 UINT16 memSetup::DcpmmMbbMaxPowerLimit

DCPPM Power limit in mW for Turbo Mode/Memory Bandwidth Boost Feature.

DCPPM Power limit in mW used for limiting the Turbo Mode/Memory Bandwidth Boost power consumption (Valid range starts from 15000mW).

Definition at line 1773 of file MemoryPolicyPpi.h.

#### 12.46.2.30 UINT8 memSetup::DdrCacheSize

Size of channel DDR to use as 2LM cache.

Size of channel DDR to use as 2LM cache when Volatile Memory Mode under Crystal Ridge is 1LM+2LM.

Definition at line 1334 of file MemoryPolicyPpi.h.

#### 12.46.2.31 UINT8 memSetup::ddrFreqLimit

DDR Frequency Limit.

Forces a DDR frequency slower than the common tCK detected via SPD.

A DDR frequency faster than the common frequency is a config error.

Options are 0=AUTO, 1=DDR\_800, 3=DDR\_1066, 5=DDR\_1333, 7=DDR\_1600, 9=DDR\_1866, 11=DDR\_2133, 13=DDR2400.

Definition at line 572 of file MemoryPolicyPpi.h.

#### 12.46.2.32 UINT8 memSetup::DdrTckeEn

CKE Active Power Down Mode for DDR-T DIMMs.

0 = APD is disabled.

1 = APD is enabled.

Definition at line 1493 of file MemoryPolicyPpi.h.

#### 12.46.2.33 UINT8 memSetup::dimmTypeSupport

DIMM types.

0=RDIMM, 1=UDIMM, 2 = RDIMMandUDIMM or SODIMM, 9=LRDIMM; 10=QRDIMM, 11=NVMDIMM.

Definition at line 589 of file MemoryPolicyPpi.h.

#### 12.46.2.34 UINT8 memSetup::DisableDirForAppDirect

Snoopy mode for AD.

---

Snoopy mode for AD: Disable/Enable new AD specific feature to avoid directory updates to DDRT memory from non-NUMA optimized workloads.

0 = Disable.

1 = Enable.

Definition at line 1698 of file MemoryPolicyPpi.h.

#### 12.46.2.35 UINT8 memSetup::Disddrtopprd

Enable/Disable NVMDIMM OPPERD.

0 = DDRT RPQ Reads will not be scheduled in DDR4 mode DDRT Underfill Reads will not be scheduled in DDR4 mode.

1 = DDRT RPQ Reads will be scheduled in DDR4 mode. GNTs continue to be blocked in DDR4 mode. This should be set for DDRT 2N mode. DDRT Underfill Reads will be scheduled in DDR4 mode. GNTs continue to be blocked in DDR4 mode This bit should be set for DDRT 2N mod.

Definition at line 1533 of file MemoryPolicyPpi.h.

#### 12.46.2.36 UINT8 memSetup::DramRaplEnable

Enable/Disable DRAM RAPL.

0 - disable.

1 - enable.

Definition at line 678 of file MemoryPolicyPpi.h.

#### 12.46.2.37 UINT8 memSetup::dramraplRefreshBase

DRAM RAPL Refresh Base.

Allows custom tuning of Power scaling by Refresh rate in units of 0.1x when DRAM RAPL is enabled.

Definition at line 701 of file MemoryPolicyPpi.h.

#### 12.46.2.38 UINT8 memSetup::EliminateDirectoryInFarMemory

Select snoopy mode for 2LM.

Set to 0 to Enables new 2LM specific feature to avoid directory updates to far-memory from non-NUMA optimized workloads.

0 = Enable eliminating directory in far memory.

1 = Disable eliminating directory in far memory.

Definition at line 1630 of file MemoryPolicyPpi.h.

---

**12.46.2.39   UINT8 memSetup::EnforcePopulationPor**

Enforce memory population POR configurations.

0 (ENFORCE\_POPULATION\_POR\_DIS) - Do not enforce memory population POR.  
1 (ENFORCE\_POPULATION\_POR\_ENFORCE\_SUPPORTED) - Enforce supported memory populations.  
2 (ENFORCE\_POPULATION\_POR\_ENFORCE\_VALIDATED) - Enforce validated memory populations.

Definition at line 1817 of file MemoryPolicyPpi.h.

**12.46.2.40   UINT8 memSetup::enforcePOR**

Enforce memory POR configurations.

0 (ENFORCE\_POR\_EN) - Enforce memory POR.  
1 (ENFORCE\_STRETCH\_EN) - Enforce memory frequency stretch goal.  
2 (ENFORCE\_POR\_DIS) - Do not enforce POR configurations.

Definition at line 561 of file MemoryPolicyPpi.h.

**12.46.2.41   UINT8 memSetup::ExtendedADDDCEn**

RAS: Enable/Disable Extended ADDDC sparing.

0 = Disabled.  
1 = Enabled.

Definition at line 1511 of file MemoryPolicyPpi.h.

**12.46.2.42   UINT8 memSetup::ExtendedType17**

Disable/Enable using extended Type 17 SMBIOS Structures.

0 = Disable.  
1 = Enable .

Definition at line 1730 of file MemoryPolicyPpi.h.

**12.46.2.43   UINT8 memSetup::FastGoConfig**

Select Crystal Ridge FastGo QoS Configuration Profiles.

CR\_FASTGO\_DEFAULT 0;  
CR\_FASTGO\_DISABLE 1;

---

```
CR_FASTGO_DISABLE_MLC_SQ_THRESHOLD_5 2;  
CR_FASTGO_DISABLE_MLC_SQ_THRESHOLD_6 3;  
CR_FASTGO_DISABLE_MLC_SQ_THRESHOLD_8 4;  
CR_FASTGO_DISABLE_MLC_SQ_THRESHOLD_10 5;  
CR_FASTGO_AUTOMATIC 6;  
CR_FASTGO_LAST_OPTION CR_FASTGO_AUTOMATIC;  
CR_FASTGO_KNOB_DEFAULT CR_FASTGO_AUTOMATIC.
```

Definition at line 1568 of file MemoryPolicyPpi.h.

#### 12.46.2.44 UINT8 memSetup::ForcePxclnit

Forces PXC (Phase-based Crosstalk Cancellation) initialization.

Forces PXC (Phase-based Crosstalk Cancellation) initialization even if PXC training is not enabled.

0 = Disable.

1 = Enable.

Definition at line 1678 of file MemoryPolicyPpi.h.

#### 12.46.2.45 UINT8 memSetup::imcBclk

IMC BCLK frequency.

0 - Auto, MRC code determine the value.

1 - 100MHz.

2 - 133MHz.

Definition at line 551 of file MemoryPolicyPpi.h.

#### 12.46.2.46 UINT8 memSetup::LatchSystemShutdownState

Enable/disable Latch System Shutdown (LSS) of all enabled NVDIMMs.

LSS is supposed to be done by the persistent memory driver in OS using ACPI DSM function, before any write to persistent memory is done. BIOS knob is implemented to enable Latch LSS for operating systems that would not call DSM. Enabling latch twice is not a problem so the BIOS action does not colide with OSeS that use DSM to enable latch.

0 = Disable.

1 = Enable.

Definition at line 1619 of file MemoryPolicyPpi.h.

#### 12.46.2.47 UINT8 memSetup::LegacyADRMdEn

ADR: Enable/Dsiable Legacy ADR Async DRAM Refresh(ADR) feature

0 - Disable.

1 - Enable.

---

Definition at line 931 of file MemoryPolicyPpi.h.

#### 12.46.2.48 UINT8 memSetup::LsxImplementation

Select LSx (LSI/LSR/LSW) ACPI method implementation.

0 = Software SMI.

1 = ASL.

Definition at line 1782 of file MemoryPolicyPpi.h.

#### 12.46.2.49 UINT8 memSetup::MdllOffEn

Master DLLs (MDLL) setting.

Memory power management feature:

Master DLLs (MDLL) setting in Self Refresh controls at Load Line point 0/1/2/3 registers.

When 0 - Master DLLs (MDLL) cannot be turned off in Self Refresh.

When 1 - Master DLLs (MDLL) can be turned off in Self Refresh.

Definition at line 1425 of file MemoryPolicyPpi.h.

#### 12.46.2.50 UINT32 memSetup::memFlows

Flags to enable(1)/disable(0) memory training steps in MRC flow.

The following are bit to MRC training step map.

MF\_X\_OVER\_EN BIT0;  
MF\_SENSE\_AMP\_EN BIT1;  
MF\_E\_CMDCLK\_EN BIT2;  
MF\_REC\_EN\_EN BIT3;  
MF\_RD\_DQS\_EN BIT4;  
MF\_WR\_LVL\_EN BIT5;  
MF\_WR\_FLYBY\_EN BIT6;  
MF\_WR\_DQ\_EN BIT7;  
MF\_CMDCLK\_EN BIT8;  
MF\_RD\_ADV\_EN BIT9;  
MF\_WR\_ADV\_EN BIT10;  
MF\_RD\_VREF\_EN BIT11;  
MF\_WR\_VREF\_EN BIT12;  
MF\_RT\_OPT\_EN BIT13;  
MF\_RX\_DESKEW\_EN BIT14;  
MF\_TX\_DESKEW\_EN BIT14;  
MF\_TX\_EQ\_EN BIT15;  
MF\_IMODE\_EN BIT16;  
MF\_EARLY\_RID\_EN BIT17;  
MF\_DQ\_SWIZ\_EN BIT18;  
MF\_LRBUF\_RD\_EN BIT19;  
MF\_LRBUF\_WR\_EN BIT20;  
MF\_RANK\_MARGIN\_EN BIT21;  
MF\_E\_WR\_VREF\_EN BIT22;  
MF\_E\_RD\_VREF\_EN BIT23;  
MF\_L\_RD\_VREF\_EN BIT24;

---

```
MF_MEMINIT_EN BIT25;
MF_NORMAL_MODE_EN BIT27;
MF_CMD_VREF_EN BIT28;
MF_L_WR_VREF_EN BIT29;
MF_MEMTEST_EN BIT30;
MF_E_CTLCLK_EN BIT31.
```

Definition at line 1130 of file MemoryPolicyPpi.h.

#### 12.46.2.51 UINT32 memSetup::memFlowsExt

Extension of flags to enable(1)/disable(0) memory training steps in MRC flow.

```
MF_EXT_RX_CTL_EN BIT0
MF_EXT_PXC_EN BIT1
MF_EXT_CMD_NORM_EN BIT2
MF_EXT_LRDIMM_BKSIDE_EN BIT3
MF_EXT_CHECK_POR BIT6
MF_EXT_MMRC_RUN BIT7
MF_EXT_THROTTLING_EARLY BIT8
MF_EXT_THROTTLING BIT9
MF_EXT_POST_TRAINING BIT10
MF_EXT_E_CONFIG BIT11
MF_EXT_L_CONFIG BIT12
MF_EXT_MCODT_EN BIT14
MF_EXT_MCRON_EN BIT15
MF_EXT_DIMMRON_EN BIT16
MF_EXT_CACLK_BACKSIDE_EN BIT17
MF_DQ_SWIZ_X16_EN BIT18
MF_EXT_TCO_COMP_EN BIT19
MF_EXT_TX_SLEW_RATE_EN BIT20
MF_EXT_INIT_MEM_EN BIT21
MF_EXT_CMD_TX_EQ_EN BIT22
MF_EXT_RCOMP_STAT_LEG BIT23
MF_EXT_DDJC_EN BIT24
MF_EXT_RX_DFE_EN BIT25
MF_EXT_CSCLK_EN BIT26
MF_EXT_CSCLK_BACKSIDE_EN BIT27
MF_EXT_CACLK_EN BIT28
MF_X_OVER_HWFSM_EN BIT29
MF_EXT_INIT_CMI_EN BIT30
MF_EXT_QxCA_CLK_EN BIT31
```

Definition at line 1166 of file MemoryPolicyPpi.h.

#### 12.46.2.52 UINT8 memSetup::MemHotOutputAssertThreshold

Thermal Throttling O/P bits - (High | Mid | Low).

0= Memhot output disabled,  
1 = Memhot on High,  
2 = Memhot on High|Mid,

---

3 = Memhot on High|Mid|Low.

Definition at line 660 of file MemoryPolicyPpi.h.

#### 12.46.2.53 EFI\_MEMORY\_DIMM\_CONNECTOR\_TYPE memSetup::MemoryConnectorType[MAX\_SOCKET][MAX\_CH]

Memory connector type of each channel per socket.

0 = DimmConnectorPth.

1 = DimmConnectorSmt.

2 = DimmConnectorMemoryDown.

Definition at line 1597 of file MemoryPolicyPpi.h.

#### 12.46.2.54 EFI\_MEMORY\_TOPOLOGY\_TYPE memSetup::MemoryTopology[MAX\_SOCKET][MAX\_CH]

Memory topology of each channel per socket.

0 = DaisyChainTopology.

1 = InvSlotsDaisyChainTopology.

2 = TTopology.

Definition at line 1587 of file MemoryPolicyPpi.h.

#### 12.46.2.55 UINT8 memSetup::MinNormalMemSize

ADR: Minimum memory size assigned as system memory when only JEDEC NVDIMMs are present

2 - 2GB.

4 - 4GB.

6 - 6GB.

8 - 8GB.

Definition at line 942 of file MemoryPolicyPpi.h.

#### 12.46.2.56 UINT8 memSetup::NfitPublishMailboxStructsDisable

Controls Mailbox structures in the NFIT.

0 - Publish Mailbox structures in the NFIT 1 - Do not publish Mailbox structures in the NFIT

Definition at line 1807 of file MemoryPolicyPpi.h.

#### 12.46.2.57 UINT16 memSetup::normOpplntvl

Memory RAS: Normal operation duration within sparing interval.

Definition at line 976 of file MemoryPolicyPpi.h.

---



**12.46.2.58   UINT8 memSetup::NvDimmEnergyPolicy**

NV DIMM Energy Policy Management.

1 = Setting Energy Policy to Device Managed.

2 = Setting Energy Policy to Host Managed.

Definition at line 1647 of file MemoryPolicyPpi.h.

**12.46.2.59   UINT32 memSetup::NvdimmSmbusMaxAccessTime**

Set Smbus maximum access time

Maximum amount of time (ms) UEFI mgmt driver is allowed to use the SMBus.

Definition at line 1790 of file MemoryPolicyPpi.h.

**12.46.2.60   UINT32 memSetup::NvdimmSmbusReleaseDelay**

Set Smbus release delay.

Delay time (ms) before releasing after UEFI mgmt driver requests SMBus release.

Definition at line 1798 of file MemoryPolicyPpi.h.

**12.46.2.61   UINT8 memSetup::NvmdimmPerfConfig**

Non-Volatile Memory DIMM baseline performance settings depending on the workload behavior.

0 = BW Optimized.

1 = Latency Optimized.

Definition at line 1577 of file MemoryPolicyPpi.h.

**12.46.2.62   UINT8 memSetup::NvmdimmPowerCyclePolicy**

Power Cycle Policy on NVM Surprise Clock Stop.

Enable/Disable power cycle policy when NVMDIMM receive surprise clock stop.

Definition at line 1638 of file MemoryPolicyPpi.h.

**12.46.2.63   UINT8 memSetup::NvmMediaStatusException**

Enable/Disable Crystal Ridge MediaStatus Exception.

---

0 = Disable.  
1 = Enable.

Definition at line 1707 of file MemoryPolicyPpi.h.

#### 12.46.2.64 UINT8 memSetup::NvmQos

Select Crystal Ridge QoS tuning recipes.

0 = Enables tuning recipe 1 for CR QoS knobs  
(recommended for 2-2-2 memory configuration in AD);  
1 = Enables tuning recipe 2 for CR QoS knobs  
(recommended for other memory configuration in AD);  
2 = Enables tuning recipe 3 for CR QoS knobs  
(recommended for 1 DIMM per channel config);  
3 = Disable CR QoS feature.

Definition at line 1721 of file MemoryPolicyPpi.h.

#### 12.46.2.65 UINT8 memSetup::olttPeakBWLIMITPercent

Open Loop Thermal Throttling.

$(\text{value}/100) * 255 / \text{max number of dimms per channel} = \text{DIMM\_TEMP\_THRT\_LMT THRT\_HI}$ .

Definition at line 610 of file MemoryPolicyPpi.h.

#### 12.46.2.66 UINT8 memSetup::OppSrefEn

Opportunistic self-refresh setting.

Memory power management feature:  
opportunistic self-refresh setting in Self Refresh controls at Load Line point 0/1/2/3 registers.  
0 - disable;  
1 - enable.

Definition at line 1414 of file MemoryPolicyPpi.h.

#### 12.46.2.67 UINT32 memSetup::options

Flags for enabling (1)/disabling(0) MRC features.

TEMPHIGH\_EN BIT0, enables support for 95 degree DIMMs.  
ATTEMPT\_FAST\_BOOT\_COLD BIT1.  
PDWN\_SR\_CKE\_MODE BIT2, enables CKE to be tri-stated during register clock off power down self-refresh.  
OPP\_SELF\_REF\_EN BIT3, enables the opportunistic self refresh mechanism.  
MDLL\_SHUT\_DOWN\_EN BIT4, enables MDLL shutdown.  
PAGE\_POLICY BIT5, Clear for open page, set for closed page. Open page has better performance and power usage in general. Close page may benefit some applications with poor locality.

---

ALLOW2XREF\_EN BIT6, enables 2X refresh if needed for extended operating temperature range (95degrees) If TEMPHIGH\_EN is also set, setting this bit will result in 2X refresh timing for the IMC refresh control register.

MULTI\_THREAD\_MRC\_EN BIT7, enables multithreaded MRC. This reduces boot time for systems with multiple processor sockets.

ADAPTIVE\_PAGE\_EN BIT8, enables adaptive page mode. The memory controller will dynamically determine how long to keep pages open to improve performance.

CMD\_CLK\_TRAINING\_EN BIT9, enables command to clock training step.

SCRAMBLE\_EN BIT10, set to enable data scrambling. This should always be enabled except for debug purposes.

SCRAMBLE\_EN\_DDRT BIT11, set to enable data scrambling. This should always be enabled except for debug purposes.

DISPLAY\_EYE\_EN BIT12,

DDR\_RESET\_LOOP BIT13, enables infinite channel reset loop without retries for gathering of margin data.

NUMA\_AWARE BIT14, enables configuring memory interleaving appropriately for NUMA aware OS.

DISABLE\_WMM\_OPP\_READ BIT15, disables issuing read commands opportunistically during WMM.

RMT\_COLD\_FAST\_BOOT BIT16.

ECC\_CHECK\_EN BIT17, enables ECC checking.

ECC\_MIX\_EN BIT18, enables ECC in a system with mixed ECC and non-ECC memory in a channel by disabling ECC when this configuration is detected.

DISABLE\_ECC\_SUPPORT BIT19, disables ECC check.

CA\_PARITY\_EN BIT20,

PER\_NIBBLE\_EYE\_EN BIT22. RAS\_TO\_INDP\_EN BIT23, switches from lockstep or mirror mode to independent channel mode when memory is present on channel 2 and this is enabled.

MARGIN\_RANKS\_EN BIT25, enables the rank margin tool.

MEM\_OVERRIDE\_EN BIT26, enables use of inputMemTime inputs as hard overrides.

DRAMDLL\_OFF\_PD\_EN BIT27,

MEMORY\_TEST\_EN BIT28, enables execution of MemTest if on cold boot

MEMORY\_TEST\_COLD\_FAST\_BOOT\_EN BIT29, enables the memory test when going through a cold fast boot path

ATTEMPT\_FAST\_BOOT BIT30, attempts to take a fast boot path if the NVRAM structure is good and the memory config hasn't changed. For example, on a warm boot, this will take the "fast warm" path through MRC which attempts to make it as close as possible to the S3 path.

SW\_MEMORY\_TEST\_EN BIT31.

Definition at line 479 of file MemoryPolicyPpi.h.

#### 12.46.2.68 UINT32 memSetup::optionsExt

Flags for enabling (1)/disabling(0) MRC features.

PD\_CRC\_CHECK BIT0

SET\_MEM\_TESTED\_EN BIT1

AVAILABLE BIT2

TURNAROUND\_OPT\_EN\_DDRT BIT3

PDA\_EN BIT5

TURNAROUND\_OPT\_EN BIT6

AVAILABLE BIT7

ALLOW\_CORRECTABLE\_ERROR BIT8

ALLOW\_CORRECTABLE\_MEM\_TEST\_ERROR BIT9

AVAILABLE BIT10

AVAILABLE BIT11

AVAILABLE BIT12

PER\_BIT\_MARGINS BIT13

DUTY\_CYCLE\_EN BIT14

LRDIMM\_BACKSIDE\_VREF\_EN BIT15

---

AVAILABLE BIT16  
 DRAM\_RX\_EQ\_EN BIT17  
 AVAILABLE BIT18  
 AVAILABLE BIT19  
 AVAILABLE BIT20  
 OPTIONS\_EXT\_RESERVED1 BIT21  
 AVAILABLE BIT22  
 WR\_CRC BIT23  
 OPTIONS\_EXT\_RESERVED2 BIT24  
 AVAILABLE BIT25  
 AVAILABLE BIT26  
 AVAILABLE BIT27  
 AVAILABLE BIT28  
 DIMM\_ISOLATION\_EN BIT29  
 AVAILABLE BIT30

Definition at line 516 of file MemoryPolicyPpi.h.

#### 12.46.2.69 UINT32 memSetup::optionsNgn

NGN Flags.

NGN\_CMD\_TIME BIT1  
 NGN\_DEBUG\_LOCK BIT6  
 NGN\_ARS\_ON\_BOOT BIT7  
 NGN\_ARS\_PUBLISH BIT9  
 NGN\_ECC\_EXIT\_CORR BIT10  
 NGN\_ECC\_CORR BIT11  
 NGN\_ECC\_WR\_CHK BIT12  
 NGN\_ECC\_RD\_CHK BIT13

Definition at line 531 of file MemoryPolicyPpi.h.

#### 12.46.2.70 UINT8 memSetup::PanicWm

Select between Panic/High Watermark of Auto or High or Low.

0 = Auto 1 = High  
 2 = Low

Definition at line 1907 of file MemoryPolicyPpi.h.

#### 12.46.2.71 UINT32 memSetup::partialmirrorpercent

Numerator of the mirror ratio.

Given the Numerator (N) and Denominator (D) returned by this function, and the total memory size (T), the mirror size (M) should be computed as follows:

$$M = (T * N) / D$$

MirroredAmountAbove4GB is the amount of available memory above 4GB that needs to be mirrored measured in basis point (hundredths of percent e.g. 12.75% = 1275). In a multi-socket system, platform is required to distribute

the mirrored memory ranges such that the amount mirrored is approximately proportional to the amount of memory on each NUMA node. E.g. on a two node machine with 64GB on node 0 and 32GB on node 1, a request for 12GB of mirrored memory should be allocated with 8GB of mirror on node 0 and 4GB on node 1.

Definition at line 1067 of file MemoryPolicyPpi.h.

#### 12.46.2.72 UINT8 memSetup::partialmirrorsad0

Enable Mirror on entire memory for TAD0.

0 - Disable.

1 - Enable.

Definition at line 1039 of file MemoryPolicyPpi.h.

#### 12.46.2.73 UINT8 memSetup::partialmirrorsts

Partial mirror status.

MIRROR\_STATUS\_SUCCESS 0

MIRROR\_STATUS\_MIRROR\_INCAPABLE 1

MIRROR\_STATUS\_VERSION\_MISMATCH 2

MIRROR\_STATUS\_INVALID\_REQUEST 3

MIRROR\_STATUS\_UNSUPPORTED\_CONFIG 4

MIRROR\_STATUS\_OEM\_SPECIFIC\_CONFIGURATION 5

Definition at line 1080 of file MemoryPolicyPpi.h.

#### 12.46.2.74 UINT8 memSetup::partialMirrorUEFI

Imitate behavior of UEFI based Address Range Mirror with setup option.

It controls whether to enable partial mirror in 1LM and 2LM or not.

Definition at line 1052 of file MemoryPolicyPpi.h.

#### 12.46.2.75 UINT8 memSetup::patrolScrubAddrMode

Memory RAS: Patrol Scrub Address Mode.

Selects the address mode between System Physical Address (or) Reverse Address.

0 - PATROL\_SCRUB\_REVERSE\_ADDR,

1 - PATROL\_SCRUB\_SPA,

Definition at line 1390 of file MemoryPolicyPpi.h.

---

**12.46.2.76   UINT8 memSetup::PdaModeX16**

PDA behavior for x16 devices.

0 - will disable PDA operation when a x16 device is detected.

1 - will not modify PDA Mode.

Definition at line 541 of file MemoryPolicyPpi.h.

**12.46.2.77   UINT8 memSetup::PeriodicRcomp**

Periodic Rcomp Control.

Enable/Disable memory periodic Rcomp with PCU.

0 - Disable;

1 - Enable;

2 - Auto;

Definition at line 1869 of file MemoryPolicyPpi.h.

**12.46.2.78   UINT8 memSetup::PeriodicRcompInterval**

Periodic Rcomp Interval.

Interval of periodic Rcomp controlled by PCU.

Definition at line 1877 of file MemoryPolicyPpi.h.

**12.46.2.79   UINT8 memSetup::PkgcSrefEn**

Enables or disables Self Refresh in PkgC flow.

Memory power managment feature.

0 - Didable.

1 - Enable.

Definition at line 1435 of file MemoryPolicyPpi.h.

**12.46.2.80   UINT8 memSetup::PpdEn**

CKE Precharge Power Down (PPD).

0 = PPD is disabled.

1 = PPD is enabled.

Definition at line 1484 of file MemoryPolicyPpi.h.

---

**12.46.2.81 PPR\_ADDR\_MRC\_SETUP memSetup::pprAddrSetup[MAX\_PPR\_ADDR\_ENTRIES]**

PPR Address.

Buffer to hold DRAM Address that need to be repaired by PPR (Post Package Repair).

Platform Sample Implementation:

RAS code uses pprAddrSetup to cause MRC to launch PPR (Post Package Repair) on a subsequent boot. RAS code passes failed DRAM information into pprAddrSetup via the UEFI variable PPR\_ADDR\_VARIABLE.

Definition at line 1298 of file MemoryPolicyPpi.h.

**12.46.2.82 UINT8 memSetup::pprType**

Memory RAS.

Power-up DDR4 Post Package Repair (PPR) type.

0 - PPR disabled.

1 - PPR type hard.

2 - PPR type soft.

Definition at line 1286 of file MemoryPolicyPpi.h.

**12.46.2.83 UINT8 memSetup::readPreamble**

Read Preamble timing.

0 = PREAMBLE\_1TCLK;

1 = PREAMBLE\_2TCLK;

2 = PREAMBLE\_3TCLK;

3 = PREAMBLE\_4TCLK.

Definition at line 1195 of file MemoryPolicyPpi.h.

**12.46.2.84 UINT8 memSetup::RxDfeEn**

Option to force Rx DFE enabled or disabled.

0 = Disable Rx DFE.

1 = Enable Rx DFE.

2 = Auto. MRC code determines if enable or disable.

Definition at line 1657 of file MemoryPolicyPpi.h.

**12.46.2.85 UINT8 memSetup::setSecureEraseAllDIMMs**

NGNVM DIMM Secure Erase Unit, Erases the persistent memory region of the selected DIMMs".

---

0 - Erase DIMMs according to setting of setSecureEraseSktCh.

Definition at line 1543 of file MemoryPolicyPpi.h.

#### 12.46.2.86    `UINT8 memSetup::setSecureEraseSktCh[MAX_SOCKET][MAX_CH]`

Enable/Disable secure erase of persistent memory region of NVMDIMM.

0 = Disable erasing the persistent memory region of NVMDIMM in <Channel 0, Memory controller 0, Socket 0.

1 = Enable erasing the persistent memory region of NVMDIMM in Channel 0, Memory controller 0, Socket 0.

Definition at line 1552 of file MemoryPolicyPpi.h.

#### 12.46.2.87    `UINT32 memSetup::smartTestKey`

Smart Test Key pattern.

Option to enter the confidential key to be used

Definition at line 1932 of file MemoryPolicyPpi.h.

#### 12.46.2.88    `UINT16 memSetup::spareErrTh`

Memory RAS: Threshold value for logging Correctable Errors(CE).

Threshold of 10 logs 10th CE, "All" logs every CE, and "None" means no CE logging. All and None are not valid with Rank Sparing.

Definition at line 1209 of file MemoryPolicyPpi.h.

#### 12.46.2.89    `UINT8 memSetup::SpdPrintEn`

Enable(1)/Disable(0) SPD data Print.

0 - Disable.

1 - Enable.

Definition at line 996 of file MemoryPolicyPpi.h.

#### 12.46.2.90    `UINT16 memSetup::SpdPrintLength`

Print length of SPD data.

0 - AUTO(512 for DDR4, 1024 for DDR5).  
256.

---



512.

Definition at line 1006 of file MemoryPolicyPpi.h.

#### 12.46.2.91 SMB\_CLOCK\_FREQUENCY memSetup::SpdSmbSpeed

SM Bus Clock Frequency- see SMB\_CLOCK\_FREQUENCY.

- 0 - SMB\_CLK\_100K.
- 1 - SMB\_CLK\_400K.
- 2 - SMB\_CLK\_700K.
- 3 - SMB\_CLK\_1M.

Definition at line 987 of file MemoryPolicyPpi.h.

#### 12.46.2.92 UINT8 memSetup::SrefProgramming

Self Refresh control programming.

Memory power managment feature:

Select manual or auto programming Self Refresh controls at Load Line point 0/1/2/3 registers.

- 0 - auto - MRC determines the value;
- 1 - manual - use value from user Setup.

Definition at line 1402 of file MemoryPolicyPpi.h.

#### 12.46.2.93 UINT8 memSetup::TempRefreshOption

Option to manually enter Temperature refresh value.

Select Manual to use value from HalfxRefreshValue, TwoxRefreshValue and FourxRefreshValue. Auto for default value in MRC code.

- 0 = Auto.
- 1 = Manual option select.

Definition at line 629 of file MemoryPolicyPpi.h.

#### 12.46.2.94 UINT16 memSetup::thermalThrottlingOptions

Bitmapped field for Thermal Throttling Modes.

Defined in mem.thermalThrottlingOptions section.

Definition at line 618 of file MemoryPolicyPpi.h.

#### 12.46.2.95 UINT8 memSetup::ThrottlingMidOnTempLo

Enable/Disable the initialization of THRTMID on TEMPLO.

---

0 = THRTMID on TEMPLO disabled,  
1 = THRTMID on TEMPLO enabled.

Definition at line 669 of file MemoryPolicyPpi.h.

#### 12.46.2.96 UINT8 memSetup::TrainingCompOptions

Training Comp Options Values.

Options for issuing a Comp. cycle (RCOMP) at specific points in training.

0 - One RCOMP cycle only on PHY Init (MMRC Init);  
1 - One RCOMP cycle after every JEDEC Init;  
2 - One RCOMP cycle right before every training step;

Definition at line 1858 of file MemoryPolicyPpi.h.

#### 12.46.2.97 UINT8 memSetup::trainingResultOffsetFunctionEnable

Training Result Offset function enable or disable.

It controls whether to enable the function to offset the final training results or not.

Enable - Enables training results to be offset.

Disable - Disables this feature; current default is Enable disable

Definition at line 759 of file MemoryPolicyPpi.h.

#### 12.46.2.98 UINT8 memSetup::TxRiseFallSlewRate

Enable/Disable TX Rise Fall Slew Rate Training.

0 = Dsiable.  
1 = Enable.  
2 = AUTO, will enable if DDR Freq >= 2933.

Definition at line 1667 of file MemoryPolicyPpi.h.

#### 12.46.2.99 BOOLEAN memSetup::UseSmbusForMrwEarly

Use SMBUS for early MRW commands.

Option to require all MRW commands to be sent over SMBUS until QCA training is complete

Definition at line 1885 of file MemoryPolicyPpi.h.

#### 12.46.2.100 UINT8 memSetup::VirtualNumaEnable

Enable/Disable Virtual NUMA.

---

0 - disable.  
1 - enable.

Definition at line 1924 of file MemoryPolicyPpi.h.

#### 12.46.2.101 UINT8 memSetup::volMemMode

Volatile Memory Mode.

0 - 1LM;  
1 - 2LM;

Definition at line 1319 of file MemoryPolicyPpi.h.

#### 12.46.2.102 UINT8 memSetup::writePreamble

Write Preamble timing.

0 = PREAMBLE\_1TCLK;  
1 = PREAMBLE\_2TCLK;  
2 = PREAMBLE\_3TCLK;  
3 = PREAMBLE\_4TCLK.

Definition at line 1184 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [MemoryPolicyPpi.h](#)

## 12.47 memTiming Struct Reference

Memory Timings Settings.

```
#include <MemoryPolicyPpi.h>
```

### Public Attributes

- UINT8 [nCL](#)  
*Column Latency.*
  - UINT8 [nRP](#)  
*Row Precharge.*
  - UINT8 [nRCD](#)  
*RAS to CAS Delay.*
  - UINT8 [nRRD](#)  
*Row to Row Delay.*
  - UINT8 [nWTR](#)  
*Write to Read Delay.*
  - UINT8 [nRAS](#)  
*Row Active Strobe.*
  - UINT8 [nRTP](#)
-

- Read To Precharge delay.*
- [UINT8 nWR](#)
  - Write Recovery time.*
- [UINT8 nFAW](#)
  - Four Activate Window.*
- [UINT8 nCWL](#)
  - CAS (WRITE) latency (CWL).*
- [UINT8 nRC](#)
  - Row Cycle.*
- [UINT8 nCMDRate](#)
  - Command Rate.*
- [UINT8 ddrFreqLimit](#)
  - The limit of DDR frequency ratio, based on base clock frequency.*
- [UINT16 vdd](#)
  - Vdd for DRAM core.*
- [UINT8 ucVolt](#)
  - XMP Memory Controller Voltage Level.*
- [UINT64 casSup](#)
  - Bits map to indicate if a CAS in a CAS list is supported.*
- [UINT16 tREFI](#)
  - Refresh Interval.*
- [UINT16 nRFC](#)
  - Refresh to Activate Delay.*
- [UINT16 ddrFreq](#)
  - Frequency of DDR.*

### 12.47.1 Detailed Description

Memory Timings Settings.

Definition at line 31 of file MemoryPolicyPpi.h.

### 12.47.2 Member Data Documentation

#### 12.47.2.1 [UINT8 memTiming::nCL](#)

Column Latency.

Column Latency (CL) time is the number of clock cycles needed to access a certain column of data in RAM. It's also known as CAS (column address strobe) time.

Definition at line 41 of file MemoryPolicyPpi.h.

#### 12.47.2.2 [UINT8 memTiming::nCMDRate](#)

Command Rate.

Command Rate / Command per Clock (1T/2T) is the delay between a memory chip is selected and the first active command can be issued.

Definition at line 140 of file MemoryPolicyPpi.h.

---

### 12.47.2.3 UINT8 memTiming::nFAW

Four Activate Window.

Four Activate Window, which specifies the time window in which four activates are allowed on the same rank.

Definition at line 117 of file MemoryPolicyPpi.h.

### 12.47.2.4 UINT8 memTiming::nRAS

Row Active Strobe.

Row Active Strobe (RAS) time is the minimum number of clock cycles needed to access a certain row of data in RAM between the data request and the precharge command. It's known as active to precharge delay.

Definition at line 91 of file MemoryPolicyPpi.h.

### 12.47.2.5 UINT8 memTiming::nRC

Row Cycle.

Row Cycle time, the minimum time in cycles taken for a row to complete a full cycle, which typically can be calculated by  $nRC = nRAS + nRP$ .

Definition at line 131 of file MemoryPolicyPpi.h.

### 12.47.2.6 UINT8 memTiming::nRCD

RAS to CAS Delay.

RAS to CAS Delay (RCD) is the number of clock cycles delay required between an active command row address strobe (RAS) and a CAS. It is the time required between the memory controller asserting a row address, and then asserting a column address during the subsequent read or write command. RCD stands for row address to column address delay time.

Definition at line 62 of file MemoryPolicyPpi.h.

### 12.47.2.7 UINT16 memTiming::nRFC

Refresh to Activate Delay.

Refresh to Activate Delay or Refresh Cycle Time. The number of clocks from a Refresh command to the first Activate command.

Definition at line 174 of file MemoryPolicyPpi.h.

### 12.47.2.8 UINT8 memTiming::nRP

Row Precharge.

RP (row precharge) time is the number of clock cycles needed to terminate access to an open row of memory, and open access to the next row.

Definition at line 50 of file MemoryPolicyPpi.h.

### 12.47.2.9 UINT8 memTiming::nRRD

Row to Row Delay.

---

Active to Active Delay, Row to Row Delay or RAS to RAS Delay. The amount of cycles that taken to activate the next bank of memory.

Definition at line 71 of file MemoryPolicyPpi.h.

#### 12.47.2.10 UINT8 memTiming::nRTP

Read To Precharge delay.

The number of clocks between a read command to a row pre-charge command.

Definition at line 99 of file MemoryPolicyPpi.h.

#### 12.47.2.11 UINT8 memTiming::nWR

Write Recovery time.

The amount of cycles that are required between a valid write operation and precharge, to make sure that data is written properly.

Definition at line 108 of file MemoryPolicyPpi.h.

#### 12.47.2.12 UINT8 memTiming::nWTR

Write to Read Delay.

Write to Read Delay. The amount of cycles required between a valid write command and the next read command.

Definition at line 81 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [MemoryPolicyPpi.h](#)

## 12.48 PCH\_DCI\_CONFIG Struct Reference

This structure contains the policies which are related to Direct Connection Interface (DCI).

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [DciEn](#): 1  
*(Test)* DCI enable (HDCIEN bit) when Enabled, allow DCI to be enabled.
- UINT32 [DciAutoDetect](#): 1  
*(Test)* When set to Auto detect mode, it detects DCI being connected during BIOS post time and enable DCI.
- UINT32 [RsvdBits](#): 30  
*Reserved bits.*

#### 12.48.1 Detailed Description

This structure contains the policies which are related to Direct Connection Interface (DCI).

Definition at line 1742 of file PchPolicyCommon.h.

---

## 12.48.2 Member Data Documentation

### 12.48.2.1 UINT32 PCH\_DCI\_CONFIG::DciAutoDetect

**(Test)** When set to Auto detect mode, it detects DCI being connected during BIOS post time and enable DCI.

Else it disable DCI. This policy only apply when DciEn is disabled. NOTE: this policy should not be visible to end customer. 0: Disable AUTO mode, 1: **Enable AUTO mode**

Definition at line 1757 of file PchPolicyCommon.h.

### 12.48.2.2 UINT32 PCH\_DCI\_CONFIG::DciEn

**(Test)** DCI enable (HDCIEN bit) when Enabled, allow DCI to be enabled.

When Disabled, the Host control is not enabling DCI feature. BIOS provides policy to enable or disable DCI, and user would be able to use BIOS option to change this policy. The user changing the setting from disable to enable, is taken as a consent from the user to enable this DCI feature. **0:Disabled**; 1:Enabled

Definition at line 1750 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.49 PCH\_DEVICE\_INTERRUPT\_CONFIG Struct Reference

The [PCH\\_DEVICE\\_INTERRUPT\\_CONFIG](#) block describes interrupt pin, IRQ and interrupt mode for PCH device.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- [UINT8 Device](#)  
*Device number.*
- [UINT8 Function](#)  
*Device function.*
- [UINT8 IntX](#)  
*Interrupt pin: INTA-INTD (see PCH\_INT\_PIN)*
- [UINT8 Irq](#)  
*IRQ to be set for device.*

### 12.49.1 Detailed Description

The [PCH\\_DEVICE\\_INTERRUPT\\_CONFIG](#) block describes interrupt pin, IRQ and interrupt mode for PCH device.

Definition at line 1415 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.50 PCH\_DMI\_CONFIG Struct Reference

The [PCH\\_DMI\\_CONFIG](#) block describes the expected configuration of the PCH for DMI.

```
#include <PchPolicyCommon.h>
```

---

## Public Attributes

- UINT32 [DmiAspm](#): 1  
*0: Disable; 1: **Enable** ASPM on PCH side of the DMI Link.*
- UINT32 [PwrOptEnable](#): 1  
*0: **Disable**; 1: Enable DMI Power Optimizer on PCH side.*
- UINT32 [Rsvd0](#) [6]  
*Reserved bytes.*

### 12.50.1 Detailed Description

The [PCH\\_DMI\\_CONFIG](#) block describes the expected configuration of the PCH for DMI.

Definition at line 1347 of file PchPolicyCommon.h.

### 12.50.2 Member Data Documentation

#### 12.50.2.1 UINT32 PCH\_DMI\_CONFIG::DmiAspm

0: Disable; 1: **Enable** ASPM on PCH side of the DMI Link.

While DmiAspm is enabled, DMI ASPM will be set to Intel recommended value.

Definition at line 1352 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.51 PCH\_FLASH\_PROTECTION\_CONFIG Struct Reference

PCH Flash Protection Configuration.

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_FLASH\_PROTECTION\_CONFIG:





### 12.51.1 Detailed Description

PCH Flash Protection Configuration.

Definition at line 1686 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.52 PCH\_GBL2HOST\_EN Union Reference

This [PCH\\_GBL2HOST\\_EN](#) specifies enable bits related to the "Convert Global Resets to Host Resets" (G2H) feature.

```
#include <PchPolicyCommon.h>
```

### 12.52.1 Detailed Description

This [PCH\\_GBL2HOST\\_EN](#) specifies enable bits related to the "Convert Global Resets to Host Resets" (G2H) feature.

Definition at line 1128 of file PchPolicyCommon.h.

The documentation for this union was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.53 PCH\_GENERAL\_CONFIG Struct Reference

PCH General Configuration.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT16 [SubSystemVendorId](#)  
*Subsystem Vendor ID and Subsystem ID of the PCH devices.*
- UINT16 [SubSystemId](#)  
*Default Subsystem ID of the PCH devices. Default is **0x7270***
- UINT32 [Crid](#): 1  
*This member describes whether or not the Compatibility Revision ID (CRID) feature of PCH should be enabled.*
- UINT32 [RsvdBits0](#): 29  
*Reserved bits.*
- UINT32 [Rsvd0](#) [2]  
*Reserved bytes.*

### 12.53.1 Detailed Description

PCH General Configuration.

Definition at line 29 of file PchPolicyCommon.h.

---

## 12.53.2 Member Data Documentation

### 12.53.2.1 UINT32 PCH\_GENERAL\_CONFIG::Crid

This member describes whether or not the Compatibility Revision ID (CRID) feature of PCH should be enabled.

**0: Disable**; 1: Enable

Definition at line 41 of file PchPolicyCommon.h.

### 12.53.2.2 UINT16 PCH\_GENERAL\_CONFIG::SubSystemVendorId

Subsystem Vendor ID and Subsystem ID of the PCH devices.

This fields will be ignored if the value of SubSystemVendorId and SubSystemId are both 0. Default Subsystem Vendor ID of the PCH devices. Default is **0x8086**

Definition at line 35 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.54 PCH\_HDAUDIO\_CONFIG Struct Reference

This structure contains the policies which are related to HD Audio device (cAVS).

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [Enable](#): 2  
*This member describes whether or not Intel HD Audio (Azalia) should be enabled.*
- UINT32 [DspEnable](#): 1  
*DSP enablement: 0: Disable; 1: **Enable***
- UINT32 [Pme](#): 1  
*Azalia wake-on-ring, **0: Disable**; 1: Enable.*
- UINT32 [IoBufferOwnership](#): 2  
*I/O Buffer Ownership Select: **0: HD-A Link**; 1: Shared, HD-A Link and I2S Port; 3: I2S Ports.*
- UINT32 [IoBufferVoltage](#): 1  
*I/O Buffer Voltage Mode Select: **0: 3.3V**; 1: 1.8V.*
- UINT32 [VcType](#): 1  
*Virtual Channel Type Select: **0: VC0**, 1: VC1.*
- UINT32 [HdAudioLinkFrequency](#): 4  
*HDA-Link frequency (PCH\_HDAUDIO\_LINK\_FREQUENCY enum): **2: 24MHz**, 1: 12MHz, 0: 6MHz.*
- UINT32 [IDispLinkFrequency](#): 4  
*iDisp-Link frequency (PCH\_HDAUDIO\_LINK\_FREQUENCY enum): **4: 96MHz**, 3: 48MHz*
- UINT32 [IDispLinkTmode](#): 1  
*iDisp-Link T-Mode (PCH\_HDAUDIO\_IDISP\_TMODE enum): **0: 2T**, 1: 1T*
- UINT32 [DspUaaCompliance](#): 1  
*Universal Audio Architecture compliance for DSP enabled system: **0: Not-UAA Compliant (Intel SST driver supported only)**, 1: UAA Compliant (HDA Inbox driver or SST driver supported)*
- UINT32 [IDispCodecDisconnect](#): 1  
*iDisplay Audio Codec disconnection, **0: Not disconnected, enumerable**; 1: Disconnected SDI, not enumerable*
- UINT32 [RsvdBits0](#): 13

- Reserved bits 1.*
- UINT32 [DspEndpointDmic](#): 2  
*Bitmask of supported DSP endpoint configuration exposed via NHLT ACPI table:*
- UINT32 [DspEndpointBluetooth](#): 1  
*Bluetooth enablement: 0: **Disable**; 1: Enable.*
- UINT32 [DspEndpointI2s](#): 1  
*I2S enablement: 0: **Disable**; 1: Enable.*
- UINT32 [RsvdBits1](#): 28  
*Reserved bits 2.*
- UINT32 [DspFeatureMask](#)  
*Bitmask of supported DSP features: [BIT0] - WoV; [BIT1] - BT Sideband; [BIT2] - Codec VAD; [BIT5] - BT Intel HFP; [BIT6] - BT Intel A2DP [BIT7] - DSP based speech pre-processing disabled; [BIT8] - 0: Intel WoV, 1: Windows Voice Activation Default is **zero**.*
- UINT32 [DspPpModuleMask](#)  
*Bitmask of supported DSP Pre/Post-Processing Modules.*
- UINT16 [ResetWaitTimer](#)  
*(Test) The delay timer after Azalia reset, the value is number of microseconds. Default is **600**.*
- UINT8 [Rsvd0](#) [2]  
*Reserved bytes, align to multiple 4.*

### 12.54.1 Detailed Description

This structure contains the policies which are related to HD Audio device (cAVS).

Definition at line 784 of file PchPolicyCommon.h.

### 12.54.2 Member Data Documentation

#### 12.54.2.1 UINT32 PCH\_HDAUDIO\_CONFIG::DspEndpointDmic

Bitmask of supported DSP endpoint configuration exposed via NHLT ACPI table:

DMIC Select (PCH\_HDAUDIO\_DMIC\_TYPE enum): 0: Disable; 1: 2ch array; **2: 4ch array**; 3: 1ch array

Definition at line 811 of file PchPolicyCommon.h.

#### 12.54.2.2 UINT32 PCH\_HDAUDIO\_CONFIG::DspPpModuleMask

Bitmask of supported DSP Pre/Post-Processing Modules.

Specific pre/post-processing module bit position must be coherent with the ACPI implementation: \_SB.PCI0.HDA↔S.\_DSM Function 3: Query Pre/Post Processing Module Support. DspPpModuleMask is passed to ACPI as 'ADPM' NVS variable Default is **zero**.

Definition at line 829 of file PchPolicyCommon.h.

#### 12.54.2.3 UINT32 PCH\_HDAUDIO\_CONFIG::Enable

This member describes whether or not Intel HD Audio (Azalia) should be enabled.

If enabled (in Auto mode) and no codec exists the reference code will automatically disable the HD Audio device. 0: Disable, 1: Enable, **2: Auto (enabled if codec detected and initialized, disabled otherwise)**

Definition at line 791 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.55 PCH\_HPET\_CONFIG Struct Reference

The [PCH\\_HPET\\_CONFIG](#) block passes the bus/device/function value for HPET.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [Enable](#): 1  
*Determines if enable HPET timer.*
- UINT32 [BdfValid](#): 1  
*Whether the BDF value is valid. 0: **Disable**; 1: **Enable**.*
- UINT32 [RsvdBits0](#): 6  
*Reserved bits.*
- UINT32 [BusNumber](#): 8  
*Bus Number HPETn used as Requestor / Completer ID. Default is **0xF0**.*
- UINT32 [DeviceNumber](#): 5  
*Device Number HPETn used as Requestor / Completer ID. Default is **0x1F**.*
- UINT32 [FunctionNumber](#): 3  
*Function Number HPETn used as Requestor / Completer ID. Default is **0x00**.*
- UINT32 [RsvdBits1](#): 8  
*Reserved bits.*
- UINT32 [Base](#)  
*The HPET base address. Default is **0xFED00000**.*

### 12.55.1 Detailed Description

The [PCH\\_HPET\\_CONFIG](#) block passes the bus/device/function value for HPET.

The address resource range of HPET must be reserved in E820 and ACPI as system resource.

Definition at line 719 of file PchPolicyCommon.h.

### 12.55.2 Member Data Documentation

#### 12.55.2.1 UINT32 PCH\_HPET\_CONFIG::Enable

Determines if enable HPET timer.

0: Disable; 1: **Enable**. The HPET timer address decode is always enabled. This policy is used to configure the HPET timer count, and also the \_STA of HPET device in ACPI. While enabled, the HPET timer is started, else the HPET timer is halted.

Definition at line 726 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)


## 12.56 PCH\_HSIO\_PCIE\_CONFIG Struct Reference

The [PCH\\_HSIO\\_PCIE\\_CONFIG](#) block describes the configuration of the HSIO for PCIe lanes.

```
#include <PchPolicyCommon.h>
```

---

Collaboration diagram for PCH\_HSIO\_PCIE\_CONFIG:



### Public Attributes

- [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG Lane](#) [PCH\_MAX\_PCIE\_ROOT\_PORTS]  
*These members describe the configuration of HSIO for PCIe lanes.*
- UINT32 [Rsvd0](#) [3]  
*Reserved bytes.*

### 12.56.1 Detailed Description

The [PCH\\_HSIO\\_PCIE\\_CONFIG](#) block describes the configuration of the HSIO for PCIe lanes.

Definition at line 416 of file `PchPolicyCommon.h`.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.57 PCH\_HSIO\_PCIE\_LANE\_CONFIG Struct Reference

The [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#) describes HSIO settings for PCIe lane.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [HsioRxSetCtleEnable](#): 1  
**0: Disable**; 1: Enable PCH PCIe Gen 3 Set CTLE Value
- UINT32 [HsioRxSetCtle](#): 6  
*PCH PCIe Gen 3 Set CTLE Value.*
- UINT32 [HsioTxGen1DownscaleAmpEnable](#): 1  
**0: Disable**; 1: Enable PCH PCIe Gen 1 TX Output Downscale Amplitude Adjustment value override
- UINT32 [HsioTxGen1DownscaleAmp](#): 6  
*PCH PCIe Gen 1 TX Output Downscale Amplitude Adjustment value.*
- UINT32 [HsioTxGen2DownscaleAmpEnable](#): 1  
**0: Disable**; 1: Enable PCH PCIe Gen 2 TX Output Downscale Amplitude Adjustment value override

- UINT32 [HsioTxGen2DownscaleAmp](#): 6  
*PCH PCIe Gen 2 TX Output Downscale Amplitude Adjustment value.*
- UINT32 [HsioTxGen3DownscaleAmpEnable](#): 1  
*0: Disable; 1: Enable PCH PCIe Gen 3 TX Output Downscale Amplitude Adjustment value override*
- UINT32 [HsioTxGen3DownscaleAmp](#): 6  
*PCH PCIe Gen 3 TX Output Downscale Amplitude Adjustment value.*
- UINT32 [RsvdBits0](#): 4  
*Reserved Bits.*
- UINT32 [HsioTxGen1DeEmphEnable](#): 1  
*0: Disable; 1: Enable PCH PCIe Gen 1 TX Output De-Emphasis Adjustment Setting value override*
- UINT32 [HsioTxGen1DeEmph](#): 6  
*PCH PCIe Gen 1 TX Output De-Emphasis Adjustment Setting.*
- UINT32 [HsioTxGen2DeEmph3p5Enable](#): 1  
*0: Disable; 1: Enable PCH PCIe Gen 2 TX Output -3.5dB Mode De-Emphasis Adjustment Setting value override*
- UINT32 [HsioTxGen2DeEmph3p5](#): 6  
*PCH PCIe Gen 2 TX Output -3.5dB Mode De-Emphasis Adjustment Setting.*
- UINT32 [HsioTxGen2DeEmph6p0Enable](#): 1  
*0: Disable; 1: Enable PCH PCIe Gen 2 TX Output -6.0dB Mode De-Emphasis Adjustment Setting value override*
- UINT32 [HsioTxGen2DeEmph6p0](#): 6  
*PCH PCIe Gen 2 TX Output -6.0dB Mode De-Emphasis Adjustment Setting.*
- UINT32 [RsvdBits1](#): 11  
*Reserved Bits.*
- UINT32 [HsioIcfgAdjLimitLo](#): 5  
*< 0: Disable; 1: Enable Set the floor on how many ticks the autovref can take.*
- UINT32 [HsioSampOffstEvenErrSpEnable](#): 1  
*< Set the floor on how many ticks the autovref can take. (offset 0x9c)*
- UINT32 [HsioSampOffstEvenErrSp](#): 8  
*< 0: Disable; 1: Enable EVEN ERR P sampler manual offset.*
- UINT32 [RsvdBits2](#): 17  
*< EVEN ERR P sampler manual offset. (offset 0xA0)*
- UINT32 [HsioRemainingSamplerOff](#): 24  
*< 0: Disable; 1: Enable Remaining EVEN/ODD ERR P and N sampler manual offset.*
- UINT32 [HsioVgaGainCalEnable](#): 1  
*< Remaining EVEN/ODD ERR P and N sampler manual offset. (offset 0xA4)*
- UINT32 [HsioVgaGainCal](#): 5  
*< 0: Disable; 1: Enable VGA Gain CAL*
- UINT32 [RsvdBits3](#): 1  
*< VGA Gain Calibration Value (offset 0x1C)*
- UINT32 [Rsvd4](#) [12]  
*Reserved bytes.*

### 12.57.1 Detailed Description

The [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#) describes HSIO settings for PCIe lane.

Definition at line 370 of file PchPolicyCommon.h.

### 12.57.2 Member Data Documentation

#### 12.57.2.1 UINT32 PCH\_HSIO\_PCIE\_LANE\_CONFIG::RsvdBits2

< EVEN ERR P sampler manual offset. (offset 0xA0)

Reserved Bits

Definition at line 401 of file PchPolicyCommon.h.

#### 12.57.2.2 UINT32 PCH\_HSIO\_PCIE\_LANE\_CONFIG::RsvdBits3

< VGA Gain Calibration Value (offset 0x1C)

Reserved Bits

Definition at line 407 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.58 PCH\_HSIO\_PCIE\_WM20\_CONFIG Struct Reference

The [PCH\\_HSIO\\_PCIE\\_WM20\\_CONFIG](#) block describes the configuration of the HSIO for PCIe lanes.

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_HSIO\_PCIE\_WM20\_CONFIG:



### Public Attributes

- [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG Lane](#) [PCH\_MAX\_WM20\_LANES\_NUMBER]  
*These members describe the configuration of HSIO for PCIe lanes.*
- [UINT32 Rsvd0](#) [3]  
*Reserved bytes.*

### 12.58.1 Detailed Description

The [PCH\\_HSIO\\_PCIE\\_WM20\\_CONFIG](#) block describes the configuration of the HSIO for PCIe lanes.

Definition at line 429 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.59 PCH\_HSIO\_SATA\_CONFIG Struct Reference

The [PCH\\_HSIO\\_SATA\\_CONFIG](#) block describes the HSIO configuration of the SATA controller.

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_HSIO\_SATA\_CONFIG:



### Public Attributes

- [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#) [PortLane](#) [PCH\_MAX\_SATA\_PORTS]  
*These members describe the configuration of HSIO for SATA lanes.*
- [UINT32](#) [Rsvd0](#) [8]  
*Reserved bytes.*

### 12.59.1 Detailed Description

The [PCH\\_HSIO\\_SATA\\_CONFIG](#) block describes the HSIO configuration of the SATA controller.

Definition at line 671 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.60 PCH\_HSIO\_SATA\_PORT\_LANE Struct Reference

The [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#) describes HSIO settings for SATA Port lane.

```
#include <PchPolicyCommon.h>
```

---



## Public Attributes

- UINT32 [HsioRxGen1EqBoostMagEnable](#): 1  
*0: Disable; 1: Enable Receiver Equalization Boost Magnitude Adjustment Value override*
- UINT32 [HsioRxGen1EqBoostMag](#): 6  
*SATA 1.5 Gb/s Receiver Equalization Boost Magnitude Adjustment value.*
- UINT32 [HsioRxGen2EqBoostMagEnable](#): 1  
*0: Disable; 1: Enable Receiver Equalization Boost Magnitude Adjustment Value override*
- UINT32 [HsioRxGen2EqBoostMag](#): 6  
*SATA 3.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value.*
- UINT32 [HsioRxGen3EqBoostMagEnable](#): 1  
*0: Disable; 1: Enable Receiver Equalization Boost Magnitude Adjustment Value override*
- UINT32 [HsioRxGen3EqBoostMag](#): 6  
*SATA 6.0 Gb/s Receiver Equalization Boost Magnitude Adjustment value.*
- UINT32 [HsioTxGen1DownscaleAmpEnable](#): 1  
*0: Disable; 1: Enable SATA 1.5 Gb/s TX Output Downscale Amplitude Adjustment value override*
- UINT32 [HsioTxGen1DownscaleAmp](#): 6  
*SATA 1.5 Gb/s TX Output Downscale Amplitude Adjustment value.*
- UINT32 [RsvdBits0](#): 4  
*Reserved bits.*
- UINT32 [HsioTxGen2DownscaleAmpEnable](#): 1  
*0: Disable; 1: Enable SATA 3.0 Gb/s TX Output Downscale Amplitude Adjustment value override*
- UINT32 [HsioTxGen2DownscaleAmp](#): 6  
*SATA 3.0 Gb/s TX Output Downscale Amplitude Adjustment.*
- UINT32 [HsioTxGen3DownscaleAmpEnable](#): 1  
*0: Disable; 1: Enable SATA 6.0 Gb/s TX Output Downscale Amplitude Adjustment value override*
- UINT32 [HsioTxGen3DownscaleAmp](#): 6  
*SATA 6.0 Gb/s TX Output Downscale Amplitude Adjustment.*
- UINT32 [HsioTxGen1DeEmphEnable](#): 1  
*0: Disable; 1: Enable SATA 1.5 Gb/s TX Output De-Emphasis Adjustment Setting value override*
- UINT32 [HsioTxGen1DeEmph](#): 6  
*SATA 1.5 Gb/s TX Output De-Emphasis Adjustment Setting.*
- UINT32 [HsioTxGen2DeEmphEnable](#): 1  
*0: Disable; 1: Enable SATA 3.0 Gb/s TX Output De-Emphasis Adjustment Setting value override*
- UINT32 [HsioTxGen2DeEmph](#): 6  
*SATA 3.0 Gb/s TX Output De-Emphasis Adjustment Setting.*
- UINT32 [RsvdBits1](#): 4  
*Reserved bits.*
- UINT32 [HsioTxGen3DeEmphEnable](#): 1  
*0: Disable; 1: Enable SATA 6.0 Gb/s TX Output De-Emphasis Adjustment Setting value override*
- UINT32 [HsioTxGen3DeEmph](#): 6  
*SATA 6.0 Gb/s TX Output De-Emphasis Adjustment Setting value override.*
- UINT32 [RsvdBits2](#): 25  
*Reserved bits.*
- UINT32 [Rsvd0](#) [8]  
*Reserved bytes.*

### 12.60.1 Detailed Description

The [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#) describes HSIO settings for SATA Port lane.

Definition at line 630 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.61 PCH\_INTERRUPT\_CONFIG Struct Reference

The [PCH\\_INTERRUPT\\_CONFIG](#) block describes interrupt settings for PCH.

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_INTERRUPT\_CONFIG:



### Public Attributes

- [UINT8 NumOfDevIntConfig](#)  
*Number of entries in DevIntConfig table.*
- [UINT8 Rsvd0](#) [2]  
*Reserved bytes, align to multiple 4.*
- [PCH\\_DEVICE\\_INTERRUPT\\_CONFIG DevIntConfig](#) [[PCH\\_MAX\\_DEVICE\\_INTERRUPT\\_CONFIG](#)]  
*Array which stores PCH devices interrupts settings.*
- [UINT8 PxRcConfig](#) [[PCH\\_MAX\\_PXRC\\_CONFIG](#)]  
*Array which stores interrupt routing for 8259 controller.*
- [UINT8 GpioIrqRoute](#)  
*Interrupt routing for GPIO. Default is **14**.*
- [UINT8 ScilrqSelect](#)  
*Interrupt select for SCI. Default is **9**.*
- [UINT8 TcolrqSelect](#)  
*Interrupt select for TCO. Default is **9**.*
- [UINT8 TcolrqEnable](#)  
*Enable IRQ generation for TCO. **0**: **Disable**; 1: **Enable**.*
- [UINT8 ShutdownPolicySelect](#)  
*Shutdown mode 0: PCH will drive INIT#; 1: PCH will drive PLTRST# active.*

### 12.61.1 Detailed Description

The [PCH\\_INTERRUPT\\_CONFIG](#) block describes interrupt settings for PCH.

Definition at line 1428 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.62 PCH\_IOAPIC\_CONFIG Struct Reference

The [PCH\\_IOAPIC\\_CONFIG](#) block describes the expected configuration of the PCH IO APIC, it's optional and PCH code would ignore it if the BdfValid bit is not TRUE.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [BdfValid](#): 1  
*Set to 1 if BDF value is valid, PCH code will not program these fields if this bit is not TRUE. 0: Disable; 1: Enable.*
- UINT32 [RsvdBits0](#): 7  
*Reserved bits.*
- UINT32 [BusNumber](#): 8  
*Bus/Device/Function used as Requestor / Completer ID. Default is 0xF0.*
- UINT32 [DeviceNumber](#): 5  
*Bus/Device/Function used as Requestor / Completer ID. Default is 0x1F.*
- UINT32 [FunctionNumber](#): 3  
*Bus/Device/Function used as Requestor / Completer ID. Default is 0x00.*
- UINT32 [IoApicEntry24\\_119](#): 1  
*0: Disable; 1: Enable IOAPIC Entry 24-119*
- UINT32 [RsvdBits1](#): 7  
*Reserved bits.*
- UINT8 [IoApicId](#)  
*This member determines IOAPIC ID. Default is 0x02.*
- UINT8 [ApicRangeSelect](#)  
*Define address bits 19:12 for the IOxAPIC range. Default is 0*
- UINT8 [Rsvd0](#) [2]  
*Reserved bytes.*

### 12.62.1 Detailed Description

The [PCH\\_IOAPIC\\_CONFIG](#) block describes the expected configuration of the PCH IO APIC, it's optional and PCH code would ignore it if the BdfValid bit is not TRUE.

Bus:device:function fields will be programmed to the register P2SB IBDF(P2SB PCI offset R6Ch-6Dh), it's using for the following purpose: As the Requester ID when initiating Interrupt Messages to the processor. As the Completer ID when responding to the reads targeting the IOxAPI's Memory-Mapped I/O registers. This field defaults to Bus 0: Device 31: Function 0 after reset. BIOS can program this field to provide a unique Bus:Device:Function number for the internal IOxAPIC. The address resource range of IOAPIC must be reserved in E820 and ACPI as system resource.

Definition at line 697 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.63 PCH\_LAN\_CONFIG Struct Reference

PCH intergrated LAN controller configuration settings.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [Enable](#): 1  
*Determines if enable PCH internal LAN, 0: Disable; 1: **Enable**.*
- UINT32 [K1OffEnable](#): 1  
*Use CLKREQ for GbE power management; 1: Enabled, 0: **Disabled**;*
- UINT32 [RsvdBits0](#): 4  
*Reserved bits.*
- UINT32 [ClkReqSupported](#): 1  
*Indicate whether dedicated CLKREQ# is supported; 1: Enabled, 0: **Disabled**;*
- UINT32 [ClkReqNumber](#): 4  
*CLKREQ# used by GbE. Valid if ClkReqSupported is TRUE.*
- UINT32 [RsvdBits1](#): 21  
*Reserved bits.*
- UINT32 [Rsvd0](#)  
*Reserved bytes.*

### 12.63.1 Detailed Description

PCH intergrated LAN controller configuration settings.

Definition at line 841 of file PchPolicyCommon.h.

### 12.63.2 Member Data Documentation

#### 12.63.2.1 UINT32 PCH\_LAN\_CONFIG::Enable

Determines if enable PCH internal LAN, 0: Disable; 1: **Enable**.

When Enable is changed (from disabled to enabled or from enabled to disabled), it needs to set LAN Disable register, which might be locked by FDSWL register. So it's recommended to issue a global reset when changing the status for PCH Internal LAN.

Definition at line 848 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.64 PCH\_LOCK\_DOWN\_CONFIG Struct Reference

The [PCH\\_LOCK\\_DOWN\\_CONFIG](#) block describes the expected configuration of the PCH for security requirement.

```
#include <PchPolicyCommon.h>
```

---

## Public Attributes

- UINT32 [GlobalSmi](#): 1  
(**Test**) Enable SMI\_LOCK bit to prevent writes to the Global SMI Enable bit.
- UINT32 [BiosInterface](#): 1  
(**Test**) Enable BIOS Interface Lock Down bit to prevent writes to the Backup Control Register Top Swap bit and the General Control and Status Registers Boot BIOS Straps.
- UINT32 [RtcLock](#): 1  
(**Test**) Enable RTC lower and upper 128 byte Lock bits to lock Bytes 38h-3Fh in the upper and lower 128-byte bank of RTC RAM.
- UINT32 [BiosLock](#): 1  
Enable the BIOS Lock Enable (BLE) feature and set EISS bit (D31:F5:RegDCh[5]) for the BIOS region protection.
- UINT32 [SpiEiss](#): 1  
Enable InSMM.STS (EISS) in SPI If this bit is set, then WPD must be a '1' and InSMM.STS must be '1' also in order to write to BIOS regions of SPI Flash.
- UINT32 [GpioLockDown](#): 1  
Lock configuration and/or state of vendor-defined set of GPIOs.
- UINT32 [TcoLock](#): 1  
Lock TCO Base Address.
- UINT32 [EvaLockDown](#): 1  
(**Test**) Enable Lock bit for Device Function Hide Register in MS Unit Device Function Hide Control Register (MSD↔EVFUNCHIDE) 0: Disable; 1: **Enable**.
- UINT32 [RsvdBits0](#): 24  
Reserved bits.

### 12.64.1 Detailed Description

The [PCH\\_LOCK\\_DOWN\\_CONFIG](#) block describes the expected configuration of the PCH for security requirement. Definition at line 891 of file PchPolicyCommon.h.

### 12.64.2 Member Data Documentation

#### 12.64.2.1 UINT32 PCH\_LOCK\_DOWN\_CONFIG::BiosInterface

(**Test**) Enable BIOS Interface Lock Down bit to prevent writes to the Backup Control Register Top Swap bit and the General Control and Status Registers Boot BIOS Straps.

0: Disable; 1: **Enable**.

Definition at line 900 of file PchPolicyCommon.h.

#### 12.64.2.2 UINT32 PCH\_LOCK\_DOWN\_CONFIG::BiosLock

Enable the BIOS Lock Enable (BLE) feature and set EISS bit (D31:F5:RegDCh[5]) for the BIOS region protection.

When it is enabled, the BIOS Region can only be modified from SMM after EndOfDxe protocol is installed. Note: When BiosLock is enabled, platform code also needs to update to take care of BIOS modification (including Set↔Variable) in DXE or runtime phase after EndOfDxe protocol is installed. **0: Disable**; 1: Enable.

Definition at line 914 of file PchPolicyCommon.h.

#### 12.64.2.3 UINT32 PCH\_LOCK\_DOWN\_CONFIG::GlobalSmi

**(Test)** Enable SMI\_LOCK bit to prevent writes to the Global SMI Enable bit.

0: Disable; 1: **Enable**.

Definition at line 895 of file PchPolicyCommon.h.

#### 12.64.2.4 UINT32 PCH\_LOCK\_DOWN\_CONFIG::GpioLockDown

Lock configuration and/or state of vendor-defined set of GPIOs.

0: Don't lock; 1: Lock

Definition at line 930 of file PchPolicyCommon.h.

#### 12.64.2.5 UINT32 PCH\_LOCK\_DOWN\_CONFIG::RtcLock

**(Test)** Enable RTC lower and upper 128 byte Lock bits to lock Bytes 38h-3Fh in the upper and lower 128-byte bank of RTC RAM.

0: Disable; 1: **Enable**.

Definition at line 905 of file PchPolicyCommon.h.

#### 12.64.2.6 UINT32 PCH\_LOCK\_DOWN\_CONFIG::SpiEiss

Enable InSMM.STS (EISS) in SPI If this bit is set, then WPD must be a '1' and InSMM.STS must be '1' also in order to write to BIOS regions of SPI Flash.

If this bit is clear, then the InSMM.STS is a don't care. The BIOS must set the EISS bit while BIOS Guard support is enabled. In recovery path, platform can temporary disable EISS for SPI programming in PEI phase or early DXE phase. 0: Clear EISS bit; 1: **Set EISS bit**.

Definition at line 925 of file PchPolicyCommon.h.

#### 12.64.2.7 UINT32 PCH\_LOCK\_DOWN\_CONFIG::TcoLock

Lock TCO Base Address.

D31:F4 (SMBus Controller) Offset 54h: TCOCTL (TCO Control Register) Bit 0: TCO\_BASE\_LOCK (TCO Base Lock) 0: Don't lock; 1: Lock

Definition at line 936 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.65 PCH\_LPC\_CONFIG Struct Reference

This structure contains the policies which are related to LPC.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [EnhancePort8xhDecoding](#): 1  
*Enhance the port 8xh decoding.*

- UINT32 [RsvdBits](#): 30  
*Reserved bits.*

### 12.65.1 Detailed Description

This structure contains the policies which are related to LPC.

Definition at line 1767 of file PchPolicyCommon.h.

### 12.65.2 Member Data Documentation

#### 12.65.2.1 UINT32 PCH\_LPC\_CONFIG::EnhancePort8xhDecoding

Enhance the port 8xh decoding.

Original LPC only decodes one byte of port 80h, with this enhancement LPC can decode word or dword of port 80h-83h.

#### Note

: this will occupy one LPC generic IO range register. While this is enabled, read from port 80h always return 0x00. 0: Disable, 1: **Enable**

Definition at line 1774 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.66 PCH\_LPC\_SIRQ\_CONFIG Struct Reference

The [PCH\\_LPC\\_SIRQ\\_CONFIG](#) block describes the expected configuration of the PCH for Serial IRQ.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [SirqEnable](#): 1  
*Determines if enable Serial IRQ. 0: Disable; 1: **Enable**.*
- UINT32 [RsvdBits0](#): 31  
*Reserved bits.*
- PCH\_SIRQ\_MODE [SirqMode](#)  
*Serial IRQ Mode Select. 0: **quiet mode** 1: continuous mode.*
- [PCH\\_START\\_FRAME\\_PULSE](#) [StartFramePulse](#)  
*Start Frame Pulse Width. Default is **PchSfpw4Clk**.*
- UINT32 [Rsvd0](#)  
*Reserved bytes.*

### 12.66.1 Detailed Description

The [PCH\\_LPC\\_SIRQ\\_CONFIG](#) block describes the expected configuration of the PCH for Serial IRQ.

Definition at line 1380 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.67 PCH\_MEMORY\_THROTTLING Struct Reference

This structure supports an external memory thermal sensor (TS-on-DIMM or TS-on-Board).

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_MEMORY\_THROTTLING:



### Public Attributes

- [UINT32 Enable](#): 1  
*This will enable PCH memory throttling.*
- [TS\\_GPIO\\_PIN\\_SETTING TsGpioPinSetting](#) [2]  
*GPIO\_C and GPIO\_D selection for memory throttling.*

### 12.67.1 Detailed Description

This structure supports an external memory thermal sensor (TS-on-DIMM or TS-on-Board).

Definition at line 1056 of file PchPolicyCommon.h.

### 12.67.2 Member Data Documentation

#### 12.67.2.1 [UINT32 PCH\\_MEMORY\\_THROTTLING::Enable](#)

This will enable PCH memory throttling.

While this policy is enabled, must also enable EnableExtts in SA policy. **0: Disable**; 1: Enable

Definition at line 1062 of file PchPolicyCommon.h.

#### 12.67.2.2 [TS\\_GPIO\\_PIN\\_SETTING PCH\\_MEMORY\\_THROTTLING::TsGpioPinSetting\[2\]](#)

GPIO\_C and GPIO\_D selection for memory throttling.

It's strongly recommended to choose GPIO\_C and GPIO\_D for memory throttling feature, and route EXTTS# accordingly.

Definition at line 1069 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)



## 12.68 PCH\_P2SB\_CONFIG Struct Reference

This structure contains the policies which are related to P2SB device.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [SbiUnlock](#): 1  
(Test) This unlock the SBI lock bit to allow SBI after post time.
- UINT32 [PsfUnlock](#): 1  
(Test) The PSF registers will be locked before 3rd party code execution.
- UINT32 [P2SbReveal](#): 1  
Debug The P2SB PCIe device will be hidden at end of PEI stage.

### 12.68.1 Detailed Description

This structure contains the policies which are related to P2SB device.

Definition at line 1712 of file PchPolicyCommon.h.

### 12.68.2 Member Data Documentation

#### 12.68.2.1 UINT32 PCH\_P2SB\_CONFIG::P2SbReveal

**Debug** The P2SB PCIe device will be hidden at end of PEI stage.

This policy reveal P2SB PCIe device at end of EXE. **0: Disable (hidden)**; 1: Enable (visible). NOTE: Do not set this policy "P2SbReveal" unless necessary.

Definition at line 1732 of file PchPolicyCommon.h.

#### 12.68.2.2 UINT32 PCH\_P2SB\_CONFIG::PsfUnlock

**(Test)** The PSF registers will be locked before 3rd party code execution.

This policy unlock the PSF space. **0: Disable**; 1: Enable. NOTE: Do not set this policy "PsfUnlock" unless necessary.

Definition at line 1725 of file PchPolicyCommon.h.

#### 12.68.2.3 UINT32 PCH\_P2SB\_CONFIG::SbiUnlock

**(Test)** This unlock the SBI lock bit to allow SBI after post time.

**0: Disable**; 1: Enable. NOTE: Do not set this policy "SbiUnlock" unless necessary.

Definition at line 1718 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)


## 12.69 PCH\_PCIE\_CONFIG Struct Reference

The [PCH\\_PCIE\\_CONFIG](#) block describes the expected configuration of the PCH PCI Express controllers.

---

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_PCIE\_CONFIG:



## Public Attributes

- [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG RootPort](#) [PCH\_MAX\_PCIE\_ROOT\_PORTS]  
*These members describe the configuration of each PCH PCIe root port.*
- [UINT8 PciDelayOptimizationEcr](#)  
*Pci Delay (Latency) Optimization ECR - Engineering Change Request.*
- [UINT8 MaxReadRequestSize](#)  
*Pch Pcie Max Read Request Size.*
- [PCH\\_PCIE\\_EQ\\_LANE\\_PARAM EqPh3LaneParam](#) [PCH\_MAX\_PCIE\_ROOT\_PORTS]  
*Gen3 Equalization settings for physical PCIe lane, index 0 represents PCIe lane 1, etc.*
- [UINT32 EnablePort8xhDecode](#): 1  
*(Test) This member describes whether PCIe root port Port 8xh Decode is enabled.*
- [UINT32 PchPciePort8xhDecodePortIndex](#): 5  
*(Test) The Index of PCIe Port that is selected for Port8xh Decode (0 Based)*
- [UINT32 DisableRootPortClockGating](#): 1  
*This member describes whether the PCI Express Clock Gating for each root port is enabled by platform modules.*
- [UINT32 EnablePeerMemoryWrite](#): 1  
*This member describes whether Peer Memory Writes are enabled on the platform.*
- [UINT32 AllowNoLtrIccPllShutdown](#): 1  
*This member allows BIOS to control ICC PLL Shutdown by determining PCIe devices are LTR capable or leaving untouched.*
- [UINT32 ComplianceTestMode](#): 1  
*Compliance Test Mode shall be enabled when using Compliance Load Board.*
- [UINT32 RpFunctionSwap](#): 1  
*RpFunctionSwap allows BIOS to use root port function number swapping when root port of function 0 is disabled.*
- [UINT16 DetectTimeoutMs](#)  
*The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.*
- [UINT8 PchPcieUX16CompletionTimeout](#)  
*These are Completions Timeout settings for Uplink ports in Server PCH.*
- [UINT8 PchPcieUX16MaxPayload](#)  
*Max Payload Size settings for Uplink ports in Server PCH.*
- [UINT8 VTdSupport](#)  
*Intel+ Virtual Technology for Directed I/O (VT-d) Support.*

- UINT16 [Rsvd0](#)  
*Reserved bytes.*
- UINT32 [Rsvd1](#) [2]  
*Reserved bytes.*

### 12.69.1 Detailed Description

The [PCH\\_PCIE\\_CONFIG](#) block describes the expected configuration of the PCH PCI Express controllers.

Definition at line 245 of file PchPolicyCommon.h.

### 12.69.2 Member Data Documentation

#### 12.69.2.1 UINT32 PCH\_PCIE\_CONFIG::AllowNoLtrIccShutdown

This member allows BIOS to control ICC PLL Shutdown by determining PCIe devices are LTR capable or leaving untouched.

- **0: Disable, ICC PLL Shutdown is determined by PCIe device LTR capability.**
  - To allow ICC PLL shutdown if all present PCIe devices are LTR capable or if no PCIe devices are presented for maximum power savings where possible.
  - To disable ICC PLL shutdown when BIOS detects any non-LTR capable PCIe device for ensuring device functionality.
- **1: Enable,** To allow ICC PLL shutdown even if some devices do not support LTR capability.

Definition at line 290 of file PchPolicyCommon.h.

#### 12.69.2.2 UINT32 PCH\_PCIE\_CONFIG::ComplianceTestMode

Compliance Test Mode shall be enabled when using Compliance Load Board.

**0: Disable**, 1: Enable

Definition at line 295 of file PchPolicyCommon.h.

#### 12.69.2.3 UINT16 PCH\_PCIE\_CONFIG::DetectTimeoutMs

The number of milliseconds reference code will wait for link to exit Detect state for enabled ports before assuming there is no device and potentially disabling the port.

It's assumed that the link will exit detect state before root port initialization (sufficient time elapsed since PLTRST de-assertion) therefore default timeout is zero. However this might be useful if device power-up sequence is controlled by BIOS or a specific device requires more time to detect. In case of non-common clock enabled the default timeout is 15ms. **Default: 0**

Definition at line 322 of file PchPolicyCommon.h.

#### 12.69.2.4 UINT32 PCH\_PCIE\_CONFIG::DisableRootPortClockGating

This member describes whether the PCI Express Clock Gating for each root port is enabled by platform modules.

**0: Disable**; 1: Enable.

Definition at line 275 of file PchPolicyCommon.h.

#### 12.69.2.5 UUINT32 PCH\_PCIE\_CONFIG::EnablePeerMemoryWrite

This member describes whether Peer Memory Writes are enabled on the platform.

**0: Disable**; 1: Enable.

Definition at line 279 of file PchPolicyCommon.h.

#### 12.69.2.6 UUINT32 PCH\_PCIE\_CONFIG::EnablePort8xhDecode

**(Test)** This member describes whether PCIE root port Port 8xh Decode is enabled.

**0: Disable**; 1: Enable.

Definition at line 266 of file PchPolicyCommon.h.

#### 12.69.2.7 PCH\_PCIE\_EQ\_LANE\_PARAM PCH\_PCIE\_CONFIG::EqPh3LaneParam[PCH\_MAX\_PCIE\_ROOT\_PORTS]

Gen3 Equalization settings for physical PCIe lane, index 0 represents PCIe lane 1, etc.

Corresponding entries are used when root port EqPh3Method is PchPcieEqStaticCoeff (default).

Definition at line 262 of file PchPolicyCommon.h.

#### 12.69.2.8 UUINT32 PCH\_PCIE\_CONFIG::RpFunctionSwap

RpFunctionSwap allows BIOS to use root port function number swapping when root port of function 0 is disabled.

A PCIe device can have higher functions only when Function0 exists. To satisfy this requirement, BIOS will always enable Function0 of a device that contains more than 0 enabled root ports.

- **Enabled: One of enabled root ports get assigned to Function0.** This offers no guarantee that any particular root port will be available at a specific DevNr:FuncNr location
- **Disabled:** Root port that corresponds to Function0 will be kept visible even though it might be not used. That way rootport - to - DevNr:FuncNr assignment is constant. This option will impact ports 1, 9, 17. NOTE: This option will not work if ports 1, 9, 17 are fused or configured for RST PCIe storage NOTE: Disabling function swap may have adverse impact on power management. This option should ONLY be used when each one of root ports 1, 9, 17:
  - is configured as PCIe and has correctly configured ClkReq signal, or
  - does not own any mPhy lanes (they are configured as SATA or USB)

Definition at line 310 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)


## 12.70 PCH\_PCIE\_CONFIG2 Struct Reference

The [PCH\\_PCIE\\_CONFIG2](#) block describes the additional configuration of the PCH PCI Express controllers.

```
#include <PchPolicyCommon.h>
```

---

Collaboration diagram for PCH\_PCIE\_CONFIG2:



### Public Attributes

- [PCH\\_PCIE\\_EQ\\_PARAM SwEqCoeffList](#) [PCH\_PCIE\_SWEQ\_COEFFS\_MAX]  
*List of coefficients used during equalization (applicable to both software and hardware EQ)*

#### 12.70.1 Detailed Description

The [PCH\\_PCIE\\_CONFIG2](#) block describes the additional configuration of the PCH PCI Express controllers.

Definition at line 348 of file `PchPolicyCommon.h`.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.71 PCH\_PCIE\_EQ\_LANE\_PARAM Struct Reference

Represent lane specific PCIe Gen3 equalization parameters.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- `UINT8 Cm`  
*Coefficient C-1.*
- `UINT8 Cp`  
*Coefficient C+1.*
- `UINT8 Rsvd0` [2]  
*Reserved bytes.*

#### 12.71.1 Detailed Description

Represent lane specific PCIe Gen3 equalization parameters.

Definition at line 133 of file `PchPolicyCommon.h`.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.72 PCH\_PCIE\_ROOT\_PORT\_CONFIG Struct Reference

The PCH\_PCIE\_EXPRESS\_ROOT\_PORT\_CONFIG describe the feature and capability of each PCH PCIe root port.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [Enable](#): 1  
*Root Port enabling, 0: Disable; 1: **Enable**.*
- UINT32 [HotPlug](#): 1  
*Indicate whether the root port is hot plug available. 0: **Disable**; 1: Enable.*
- UINT32 [PmSci](#): 1  
*Indicate whether the root port power manager SCI is enabled. 0: Disable; 1: **Enable**.*
- UINT32 [ExtSync](#): 1  
*Indicate whether the extended synch is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [TransmitterHalfSwing](#): 1  
*Indicate whether the Transmitter Half Swing is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [AcsEnabled](#): 1  
*Indicate whether the ACS is enabled. 0: Disable; 1: **Enable**.*
- UINT32 [RsvdBits0](#): 5  
*Reserved bits.*
- UINT32 [ClkReqSupported](#): 1  
*Indicate whether dedicated CLKREQ# is supported by the port.*
- UINT32 [ClkReqNumber](#): 4  
*The ClkReq Signal mapped to this root port.*
- UINT32 [ClkReqDetect](#): 1  
*Probe CLKREQ# signal before enabling CLKREQ# based power management.*
- UINT32 [AdvancedErrorReporting](#): 1  
*Indicate whether the Advanced Error Reporting is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [RsvdBits1](#): 3  
*Reserved fields for future expansion w/o protocol change.*
- UINT32 [UnsupportedRequestReport](#): 1  
*Indicate whether the Unsupported Request Report is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [FatalErrorReport](#): 1  
*Indicate whether the Fatal Error Report is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [NoFatalErrorReport](#): 1  
*Indicate whether the No Fatal Error Report is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [CorrectableErrorReport](#): 1  
*Indicate whether the Correctable Error Report is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [SystemErrorOnFatalError](#): 1  
*Indicate whether the System Error on Fatal Error is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [SystemErrorOnNonFatalError](#): 1  
*Indicate whether the System Error on Non Fatal Error is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [SystemErrorOnCorrectableError](#): 1  
*Indicate whether the System Error on Correctable Error is enabled. 0: **Disable**; 1: Enable.*
- UINT32 [MaxPayload](#): 2  
*Max Payload Size supported, Default **128B**, see enum PCH\_PCIE\_MAX\_PAYLOAD Changes Max Payload Size Supported field in Device Capabilities of the root port.*

- UINT32 [SlotImplemented](#): 1  
*Indicates how this root port is connected to endpoint.*
- UINT32 [DeviceResetPadActiveHigh](#): 1  
*Indicated whether PERST# is active **0: Low**; 1: High, See: DeviceResetPad.*
- UINT8 [PcieSpeed](#)  
*Determines each PCIE Port speed capability.*
- UINT8 [Gen3EqPh3Method](#)  
*PCIe Gen3 Equalization Phase 3 Method (see PCH\_PCIE\_EQ\_METHOD).*
- UINT8 [PhysicalSlotNumber](#)  
*Indicates the slot number for the root port. Default is the value as root port index.*
- UINT8 [CompletionTimeout](#)  
*The completion timeout configuration of the root port (see: PCH\_PCIE\_COMPLETION\_TIMEOUT). Default is **PchPcieCompletionTO\_Default**.*
- UINT32 [DeviceResetPad](#)  
*The PCH pin assigned to device PERST# signal if available, zero otherwise.*
- UINT32 [Rsvd1](#)  
*Reserved bytes.*
- UINT8 [Aspm](#)  
*The ASPM configuration of the root port (see: PCH\_PCIE\_ASPM\_CONTROL). Default is **PchPcieAspmAutoConfig**.*
- UINT8 [L1Substates](#)  
*The L1 Substates configuration of the root port (see: PCH\_PCIE\_L1SUBSTATES\_CONTROL). Default is **PchPcieL1SubstatesL1\_1\_2**.*
- UINT8 [LtrEnable](#)  
*Latency Tolerance Reporting Mechanism. **0: Disable**; 1: Enable.*
- UINT8 [LtrConfigLock](#)  
***0: Disable**; 1: Enable.*
- UINT16 [LtrMaxSnoopLatency](#)  
*(Test) Latency Tolerance Reporting, Max Snoop Latency.*
- UINT16 [LtrMaxNoSnoopLatency](#)  
*(Test) Latency Tolerance Reporting, Max Non-Snoop Latency.*
- UINT8 [SnoopLatencyOverrideMode](#)  
*(Test) Latency Tolerance Reporting, Snoop Latency Override Mode.*
- UINT8 [SnoopLatencyOverrideMultiplier](#)  
*(Test) Latency Tolerance Reporting, Snoop Latency Override Multiplier.*
- UINT16 [SnoopLatencyOverrideValue](#)  
*(Test) Latency Tolerance Reporting, Snoop Latency Override Value.*
- UINT8 [NonSnoopLatencyOverrideMode](#)  
*(Test) Latency Tolerance Reporting, Non-Snoop Latency Override Mode.*
- UINT8 [NonSnoopLatencyOverrideMultiplier](#)  
*(Test) Latency Tolerance Reporting, Non-Snoop Latency Override Multiplier.*
- UINT16 [NonSnoopLatencyOverrideValue](#)  
*(Test) Latency Tolerance Reporting, Non-Snoop Latency Override Value.*
- UINT32 [SlotPowerLimitScale](#): 2  
*(Test) Specifies scale used for slot power limit value. Leave as 0 to set to default. Default is **zero**.*
- UINT32 [SlotPowerLimitValue](#): 12  
*(Test) Specifies upper limit on power supply by slot. Leave as 0 to set to default. Default is **zero**.*
- UINT32 [HsioRxSetCtleEnable](#): 1
- UINT32 [HsioRxSetCtle](#): 6
- UINT32 [Uptp](#): 4  
*(Test) Upstream Port Transmitter Preset used during Gen3 Link Equalization. Used for all lanes. Default is **5**.*
- UINT32 [Dptp](#): 4

*(Test) Downstream Port Transmitter Preset used during Gen3 Link Equalization. Used for all lanes. Default is 7.*

- UINT32 [RsvdBits3](#): 3

*Reserved Bits.*

- UINT32 [Rsvd2](#) [16]

*Reserved bytes.*

### 12.72.1 Detailed Description

The PCH\_PCI\_EXPRESS\_ROOT\_PORT\_CONFIG describe the feature and capability of each PCH PCIe root port.

Definition at line 142 of file PchPolicyCommon.h.

### 12.72.2 Member Data Documentation

#### 12.72.2.1 UINT32 PCH\_PCIE\_ROOT\_PORT\_CONFIG::ClkReqDetect

Probe CLKREQ# signal before enabling CLKREQ# based power management.

Conforming device shall hold CLKREQ# low until CPM is enabled. This feature attempts to verify CLKREQ# signal is connected by testing pad state before enabling CPM. In particular this helps to avoid issues with open-ended PCIe slots. This is only applicable to non hot-plug ports. **0: Disable**; 1: Enable.

Definition at line 164 of file PchPolicyCommon.h.

#### 12.72.2.2 UINT32 PCH\_PCIE\_ROOT\_PORT\_CONFIG::ClkReqNumber

The ClkReq Signal mapped to this root port.

Default is zero. Valid if ClkReqSupported is TRUE. This Number should not exceed the Maximum Available ClkReq Signals for LP and H.

Definition at line 155 of file PchPolicyCommon.h.

#### 12.72.2.3 UINT32 PCH\_PCIE\_ROOT\_PORT\_CONFIG::DeviceResetPad

The PCH pin assigned to device PERST# signal if available, zero otherwise.

This entry is used mainly in Gen3 software equalization flow. It is necessary for some devices (mainly some graphic adapters) to successfully complete the software equalization flow. See also DeviceResetPadActiveHigh

Definition at line 211 of file PchPolicyCommon.h.

#### 12.72.2.4 UINT8 PCH\_PCIE\_ROOT\_PORT\_CONFIG::Gen3EqPh3Method

PCIe Gen3 Equalization Phase 3 Method (see PCH\_PCIE\_EQ\_METHOD).

**0: Default**; 2: Software Search; 4: Fixed Coefficients

Definition at line 201 of file PchPolicyCommon.h.

#### 12.72.2.5 UINT32 PCH\_PCIE\_ROOT\_PORT\_CONFIG::HsioRxSetCtle

**Deprecated** , please use HsioRxSetCtle from [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)

Definition at line 232 of file PchPolicyCommon.h.



## 12.72.2.6 UINT32 PCH\_PCIE\_ROOT\_PORT\_CONFIG::HsioRxSetCtleEnable

**Deprecated** , please use HsioRxSetCtleEnable from [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)

Definition at line 231 of file PchPolicyCommon.h.

## 12.72.2.7 UINT8 PCH\_PCIE\_ROOT\_PORT\_CONFIG::PcieSpeed

Determines each PCIE Port speed capability.

**0: Auto**; 1: Gen1; 2: Gen2; 3: Gen3 (see: PCH\_PCIE\_SPEED)

Definition at line 196 of file PchPolicyCommon.h.

## 12.72.2.8 UINT32 PCH\_PCIE\_ROOT\_PORT\_CONFIG::SlotImplemented

Indicates how this root port is connected to endpoint.

0: built-in device; 1: slot Built-in is incompatible with hotplug-capable ports

Definition at line 189 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.73 PCH\_PM\_CONFIG Struct Reference

The [PCH\\_PM\\_CONFIG](#) block describes expected miscellaneous power management settings.

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_PM\_CONFIG:



### Public Attributes

- [PCH\\_POWER\\_RESET\\_STATUS](#) [PowerResetStatusClear](#)  
Specify which Power/Reset bits need to be cleared by the PCH Init Driver.
- [PCH\\_WAKE\\_CONFIG](#) [WakeConfig](#)  
Specify Wake Policy.
- [PCH\\_DEEP\\_SX\\_CONFIG](#) [PchDeepSxPol](#)  
Deep Sx Policy. Default is **PchDeepSxPolDisable**.
- [PCH\\_SLP\\_S3\\_MIN\\_ASSERT](#) [PchSlpS3MinAssert](#)  
SLP\_S3 Minimum Assertion Width Policy. Default is **PchSlpS350ms**.

- [PCH\\_SLP\\_S4\\_MIN\\_ASSERT](#) [PchSlpS4MinAssert](#)  
*SLP\_S4 Minimum Assertion Width Policy. Default is **PchSlpS44s**.*
- [PCH\\_SLP\\_SUS\\_MIN\\_ASSERT](#) [PchSlpSusMinAssert](#)  
*SLP\_SUS Minimum Assertion Width Policy. Default is **PchSlpSus4s**.*
- [PCH\\_SLP\\_A\\_MIN\\_ASSERT](#) [PchSlpAMinAssert](#)  
*SLP\_A Minimum Assertion Width Policy. Default is **PchSlpA2s**.*
- UINT32 [PciClockRun](#): 1  
*This member describes whether or not the PCI ClockRun feature of PCH should be enabled.*
- UINT32 [SlpStrchSusUp](#): 1  
**0: Disable**; 1: Enable SLP\_X Stretching After SUS Well Power Up
- UINT32 [SlpLanLowDc](#): 1  
*Enable/Disable SLP\_LAN# Low on DC Power.*
- UINT32 [PwrBtnOverridePeriod](#): 3  
*PCH power button override period.*
- UINT32 [DisableEnergyReport](#): 1  
**(Test)** Disable/Enable PCH to CPU enery report feature.
- UINT32 [DisableDsxAcPresentPulldown](#): 1  
*When set to Disable, PCH will internal pull down AC\_PRESENT in deep SX and during G3 exit.*
- UINT32 [PmcReadDisable](#): 1  
**(Test)** When set to true, this bit disallows Host reads to PMC XRAM.
- UINT32 [CapsuleResetType](#): 1  
*This determines the type of reset issued during the capsule update process by UpdateCapsule().*
- UINT32 [DisableNativePowerButton](#): 1  
*Power button native mode disable.*
- UINT32 [SlpS0Enable](#): 1  
*Indicates whether SLP\_S0# is to be asserted when PCH reaches idle state.*
- UINT32 [DirtyWarmReset](#): 1  
*DirtyWarmReset enable.*
- UINT32 [StallDirtyWarmReset](#): 1  
*Stall during DWR.*
- UINT32 [GrPfetDurOnDef](#): 2  
*Global Reset PFET duration.*
- UINT32 [Dwr\\_MeResetPrepDone](#): 1  
*ME Reset Prep Done.*
- UINT32 [Dwr\\_IeResetPrepDone](#): 1  
*IE Reset Prep Done.*
- UINT32 [Dwr\\_BmcRootPort](#): 8  
*Root port where BMC is connected to.*
- UINT32 [RsvdBits0](#): 6
- UINT8 [PchPwrCycDur](#)  
*Reset Power Cycle Duration could be customized in the unit of second.*
- UINT8 [PciePIISsc](#)  
*Specifies the Pcie PII Spread Spectrum Percentage The value of this policy is in 1/10th percent units.*
- UINT8 [Rsvd0](#) [2]  
*Reserved bytes.*

### 12.73.1 Detailed Description

The [PCH\\_PM\\_CONFIG](#) block describes expected miscellaneous power management settings.

The PowerResetStatusClear field would clear the Power/Reset status bits, please set the bits if you want PCH Init driver to clear it, if you want to check the status later then clear the bits.

Definition at line 1226 of file PchPolicyCommon.h.

## 12.73.2 Member Data Documentation

### 12.73.2.1 UINT32 PCH\_PM\_CONFIG::CapsuleResetType

This determines the type of reset issued during the capsule update process by UpdateCapsule().

The default is **0:S3 Resume**, 1:Warm reset.

Definition at line 1290 of file PchPolicyCommon.h.

### 12.73.2.2 UINT32 PCH\_PM\_CONFIG::DisableDsxAcPresentPulldown

When set to Disable, PCH will internal pull down AC\_PRESENT in deep SX and during G3 exit.

When set to Enable, PCH will not pull down AC\_PRESENT. This setting is ignored when DeepSx is not supported. Default is **0:Disable**

Definition at line 1278 of file PchPolicyCommon.h.

### 12.73.2.3 UINT32 PCH\_PM\_CONFIG::DisableEnergyReport

**(Test)** Disable/Enable PCH to CPU enery report feature.

**0: Disable**; 1: Enable. Enery Report is must have feature. Wihtout Energy Report, the performance report by workloads/benchmarks will be unrealistic because PCH's energy is not being accounted in power/performance management algorithm. If for some reason PCH energy report is too high, which forces CPU to try to reduce its power by throttling, then it could try to disable Energy Report to do first debug. This might be due to energy scaling factors are not correct or the LPM settings are not kicking in.

Definition at line 1271 of file PchPolicyCommon.h.

### 12.73.2.4 UINT32 PCH\_PM\_CONFIG::DisableNativePowerButton

Power button native mode disable.

While FALSE, the PMC's power button logic will act upon the input value from the GPIO unit, as normal. While TRUE, this will result in the PMC logic constantly seeing the power button as de-asserted. **Default is FALSE.**

Definition at line 1297 of file PchPolicyCommon.h.

### 12.73.2.5 UINT8 PCH\_PM\_CONFIG::PchPwrCycDur

Reset Power Cycle Duration could be customized in the unit of second.

Please refer to EDS for all support settings. PCH HW default is 4 seconds, and range is 1~4 seconds, where **0 is default**, 1 is 1 second, 2 is 2 seconds, ... 4 is 4 seconds. And make sure the setting correct, which never less than the following register.

- GEN\_PMCON\_B.SLP\_S3\_MIN\_ASST\_WDTH
- GEN\_PMCON\_B.SLP\_S4\_MIN\_ASST\_WDTH
- PWRM\_CFG.SLP\_A\_MIN\_ASST\_WDTH
- PWRM\_CFG.SLP\_LAN\_MIN\_ASST\_WDTH

Definition at line 1327 of file PchPolicyCommon.h.

#### 12.73.2.6 UINT32 PCH\_PM\_CONFIG::PciClockRun

This member describes whether or not the PCI ClockRun feature of PCH should be enabled.

**0: Disable**; 1: Enable

Definition at line 1244 of file PchPolicyCommon.h.

#### 12.73.2.7 UINT8 PCH\_PM\_CONFIG::PciePIISsc

Specifies the Pcie PII Spread Spectrum Percentage The value of this policy is in 1/10th percent units.

Valid spread range is 0-20. A value of 0xFF is reserved for AUTO. A value of 0 is SSC of 0.0%. A value of 20 is SSC of 2.0% The default is **0xFF: AUTO - No BIOS override**.

Definition at line 1335 of file PchPolicyCommon.h.

#### 12.73.2.8 UINT32 PCH\_PM\_CONFIG::PmcReadDisable

**(Test)** When set to true, this bit disallows Host reads to PMC XRAM.

BIOS must set this bit (to disable and lock the feature) prior to passing control to OS **0:Disable**, **1:Enable**

Definition at line 1285 of file PchPolicyCommon.h.

#### 12.73.2.9 PCH\_POWER\_RESET\_STATUS PCH\_PM\_CONFIG::PowerResetStatusClear

Specify which Power/Reset bits need to be cleared by the PCH Init Driver.

Usually platform drivers take care of these bits, but if not, let PCH Init driver clear the bits.

Definition at line 1233 of file PchPolicyCommon.h.

#### 12.73.2.10 UINT32 PCH\_PM\_CONFIG::PwrBtnOverridePeriod

PCH power button override period.

000b-4s, 001b-6s, 010b-8s, 011b-10s, 100b-12s, 101b-14s **Default is 0: 4s**

Definition at line 1259 of file PchPolicyCommon.h.

#### 12.73.2.11 UINT32 PCH\_PM\_CONFIG::RsvdBits0

**Todo** ADD DESCRIPTION

Definition at line 1314 of file PchPolicyCommon.h.

#### 12.73.2.12 UINT32 PCH\_PM\_CONFIG::SlpLanLowDc

Enable/Disable SLP\_LAN# Low on DC Power.

0: Disable; **1: Enable**. Configure On DC PHY Power Diabler according to policy SlpLanLowDc. When this is enabled, SLP\_LAN# will be driven low when ACPRESENT is low. This indicates that LAN PHY should be powered off on battery mode. This will override the DC\_PP\_DIS setting by WolEnableOverride.

Definition at line 1253 of file PchPolicyCommon.h.

---

## 12.73.2.13 UINT32 PCH\_PM\_CONFIG::SlpS0Enable

Indicates whether SLP\_S0# is to be asserted when PCH reaches idle state.

When set to one SLP\_S0# will be asserted in idle state. When set to zero SLP\_S0# will not toggle and is always driven high. 0:Disable, 1:Enable

Warning: In SKL PCH VCCPRIM\_CORE must NOT be reduced based on SLP\_S0# being asserted. If a platform is using SLP\_S0 to lower PCH voltage the below policy must be disabled.

Definition at line 1307 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.74 PCH\_PORT61H\_SMM\_CONFIG Struct Reference

This structure is used for the emulation feature for Port61h read.

```
#include <PchPolicyCommon.h>
```

## Public Attributes

- UINT32 [Enable](#): 1  
*0: Disable; 1: Enable the emulation*
- UINT32 [RsvdBits0](#): 31  
*Reserved bits.*

## 12.74.1 Detailed Description

This structure is used for the emulation feature for Port61h read.

The port is trapped and the SMI handler will toggle bit4 according to the handler's internal state.

Definition at line 1396 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.75 PCH\_POWER\_RESET\_STATUS Struct Reference

This [PCH\\_POWER\\_RESET\\_STATUS](#) Specifies which Power/Reset bits need to be cleared by the PCH Init Driver.

```
#include <PchPolicyCommon.h>
```

## Public Attributes

- UINT32 [MeWakeSts](#): 1  
*Clear the ME\_WAKE\_STS bit in the Power and Reset Status (PRSTS) register. 0: Disable; 1: Enable.*
- UINT32 [MeHrstColdSts](#): 1  
*Clear the ME\_HRST\_COLD\_STS bit in the Power and Reset Status (PRSTS) register. 0: Disable; 1: Enable.*
- UINT32 [MeHrstWarmSts](#): 1  
*Clear the ME\_HRST\_WARM\_STS bit in the Power and Reset Status (PRSTS) register. 0: Disable; 1: Enable.*

- UINT32 [MeHostPowerDn](#): 1

Clear the ME\_HOST\_PWRDN bit in the Power and Reset Status (PRSTS) register. **0: Disable**; 1: Enable.

- UINT32 [WolOvrWkSts](#): 1

Clear the WOL\_OVR\_WK\_STS bit in the Power and Reset Status (PRSTS) register. 0: Disable; 1: **Enable**.

### 12.75.1 Detailed Description

This [PCH\\_POWER\\_RESET\\_STATUS](#) Specifies which Power/Reset bits need to be cleared by the PCH Init Driver. Usually platform drivers take care of these bits, but if not, let PCH Init driver clear the bits.

Definition at line 1116 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.76 PCH\_RST\_PCIE\_STORAGE\_CONFIG Struct Reference

This structure describes the details of Intel RST for PCIe Storage remapping Note: In order to use this feature, Intel RST Driver is required.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [Enable](#): 1

This member describes whether or not the Intel RST for PCIe Storage remapping should be enabled.

- UINT32 [RstPcieStoragePort](#): 5

Intel RST for PCIe Storage remapping - PCIe Port Selection (1-based, **0 = autodetect**) The supported ports for PCIe Storage remapping is different depend on the platform and cycle router, the assignments are as below: SKL PCH-LP RST PCIe Storage Cycle Router Assignment: i.) RST PCIe Storage Cycle Router 2 -> RP5 - RP8 ii.) RST PCIe Storage Cycle Router 3 -> RP9 - RP12.

- UINT32 [RsvdBits0](#): 2

Reserved bit.

- UINT32 [DeviceResetDelay](#): 8

PCIe Storage Device Reset Delay in milliseconds (ms), which it guarantees such delay gap is fulfilled before PCIe Storage Device configuration space is accessed after an reset caused by the link disable and enable step.

- UINT32 [RsvdBits1](#): 16

Reserved bits.

- UINT32 [Rsvd0](#) [2]

Reserved bytes.

### 12.76.1 Detailed Description

This structure describes the details of Intel RST for PCIe Storage remapping Note: In order to use this feature, Intel RST Driver is required.

Definition at line 548 of file PchPolicyCommon.h.

## 12.76.2 Member Data Documentation

### 12.76.2.1 UINT32 PCH\_RST\_PCIE\_STORAGE\_CONFIG::DeviceResetDelay

PCIe Storage Device Reset Delay in milliseconds (ms), which it guarantees such delay gap is fulfilled before PCIe Storage Device configuration space is accessed after an reset caused by the link disable and enable step.

Default value is **100ms**.

Definition at line 574 of file PchPolicyCommon.h.

### 12.76.2.2 UINT32 PCH\_RST\_PCIE\_STORAGE\_CONFIG::Enable

This member describes whether or not the Intel RST for PCIe Storage remapping should be enabled.

**0: Disable**; 1: Enable. Note 1: If Sata Controller is disabled, PCIe Storage Remapping should be disabled as well  
Note 2: If PCIe Storage remapping is enabled, the PCH integrated AHCI controllers Class Code is configured as RAID

Definition at line 554 of file PchPolicyCommon.h.

### 12.76.2.3 UINT32 PCH\_RST\_PCIE\_STORAGE\_CONFIG::RstPcieStoragePort

Intel RST for PCIe Storage remapping - PCIe Port Selection (1-based, **0 = autodetect**) The supported ports for PCIe Storage remapping is different depend on the platform and cycle router, the assignments are as below: SKL PCH-LP RST PCIe Storage Cycle Router Assignment: i.) RST PCIe Storage Cycle Router 2 -> RP5 - RP8 ii.) RST PCIe Storage Cycle Router 3 -> RP9 - RP12.

SKL PCH-H RST PCIe Storage Cycle Router Assignment: i.) RST PCIe Storage Cycle Router 1 -> RP9 - RP12 ii.) RST PCIe Storage Cycle Router 2 -> RP13 - RP16 iii.) RST PCIe Storage Cycle Router 3 -> RP17 - RP20

Definition at line 567 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.77 PCH\_SATA\_CONFIG Struct Reference

The [PCH\\_SATA\\_CONFIG](#) block describes the expected configuration of the SATA controllers.

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_SATA\_CONFIG:



### Public Attributes

- UINT32 [Enable](#): 1

*This member describes whether or not the SATA controllers should be enabled.*

- UINT32 [TestMode](#): 1  
*(Test) 0: Disable; 1: Allow entrance to the PCH SATA test modes*
- UINT32 [SalpSupport](#): 1  
*0: Disable; 1: **Enable** Aggressive Link Power Management*
- UINT32 [PwrOptEnable](#): 1  
*0: Disable; 1: **Enable** SATA Power Optimizer on PCH side.*
- UINT32 [eSATA SpeedLimit](#): 1  
*eSATA SpeedLimit When enabled, BIOS will configure the PxSCTL.SPD to 2 to limit the eSATA port speed.*
- UINT32 [EnclosureSupport](#): 1  
*0: Disable; 1: Enable Enclosure Management Support*
- UINT32 [Rsvd bits](#): 26  
*Reserved bits.*
- PCH\_SATA\_MODE [SataMode](#)  
*Determines the system will be configured to which SATA mode (PCH\_SATA\_MODE).*
- PCH\_SATA\_SPEED [SpeedLimit](#)  
*Indicates the maximum speed the SATA controller can support 0h: **PchSataSpeedDefault**; 1h: 1.5 Gb/s (Gen 1); 2h: 3 Gb/s (Gen 2); 3h: 6 Gb/s (Gen 1)*
- PCH\_SATA\_PORT\_CONFIG [PortSettings](#) [PCH\_MAX\_SATA\_PORTS]  
*This member configures the features, property, and capability for each SATA port.*
- PCH\_SATA\_RST\_CONFIG [Rst](#)  
*Setting applicable to Rapid Storage Technology.*
- PCH\_RST\_PCIE\_STORAGE\_CONFIG [RstPcieStorageRemap](#) [PCH\_MAX\_RST\_PCIE\_STORAGE\_CR]  
*This member describes the details of implementation of Intel RST for PCIe Storage remapping (Intel RST Driver is required)*
- UINT32 [Rsvd0](#) [4]  
*Reserved fields for future expansion.*

### 12.77.1 Detailed Description

The [PCH\\_SATA\\_CONFIG](#) block describes the expected configuration of the SATA controllers.

Definition at line 583 of file PchPolicyCommon.h.

### 12.77.2 Member Data Documentation

#### 12.77.2.1 UINT32 PCH\_SATA\_CONFIG::Enable

This member describes whether or not the SATA controllers should be enabled.

0: Disable; 1: **Enable**.

Definition at line 587 of file PchPolicyCommon.h.

#### 12.77.2.2 UINT32 PCH\_SATA\_CONFIG::eSATA SpeedLimit

eSATA SpeedLimit When enabled, BIOS will configure the PxSCTL.SPD to 2 to limit the eSATA port speed.

Please be noted, this setting could be cleared by HBA reset, which might be issued by EFI AHCI driver when POST time, or by SATA inbox driver/RST driver after POST. To support the Speed Limitation when POST, the EFI AHCI driver should preserve the setting before and after initialization. For support it after POST, it's dependent on driver's behavior. **0: Disable**; 1: Enable

Definition at line 601 of file PchPolicyCommon.h.



## 12.77.2.3 PCH\_SATA\_MODE PCH\_SATA\_CONFIG::SataMode

Determines the system will be configured to which SATA mode (PCH\_SATA\_MODE).

Default is **PchSataModeAhci**.

Definition at line 608 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.78 PCH\_SATA\_PORT\_CONFIG Struct Reference

This structure configures the features, property, and capability for each SATA port.

```
#include <PchPolicyCommon.h>
```

## Public Attributes

- UINT32 [Enable](#): 1  
*Enable SATA port.*
- UINT32 [HotPlug](#): 1  
*0: Disable; 1: Enable*
- UINT32 [InterlockSw](#): 1  
*0: Disable; 1: Enable*
- UINT32 [External](#): 1  
*0: Disable; 1: Enable*
- UINT32 [SpinUp](#): 1  
*0: Disable; 1: Enable the COMRESET initialization Sequence to the device*
- UINT32 [SolidStateDrive](#): 1  
*0: HDD; 1: SSD*
- UINT32 [DevSlp](#): 1  
*0: Disable; 1: Enable DEVSLP on the port*
- UINT32 [EnableDitoConfig](#): 1  
*0: Disable; 1: Enable DEVSLP Idle Timeout settings (DmVal, DitoVal)*
- UINT32 [DmVal](#): 4  
*DITO multiplier. Default is 15.*
- UINT32 [DitoVal](#): 10  
*DEVSLP Idle Timeout (DITO), Default is 625.*
- UINT32 [ZpOdd](#): 1  
*Support zero power ODD 0: Disable, 1: Enable.*
- UINT32 [RsvdBits0](#): 9  
*Reserved fields for future expansion w/o protocol change.*
- UINT32 [HsioRxEqBoostMagAdEnable](#): 1
- UINT32 [HsioRxEqBoostMagAd](#): 6
- UINT32 [HsioTxGen1DownscaleAmpEnable](#): 1
- UINT32 [HsioTxGen1DownscaleAmp](#): 6
- UINT32 [HsioTxGen2DownscaleAmpEnable](#): 1
- UINT32 [HsioTxGen2DownscaleAmp](#): 6
- UINT32 [Rsvd0](#): 11  
*Reserved bits.*

### 12.78.1 Detailed Description

This structure configures the features, property, and capability for each SATA port.

Definition at line 491 of file PchPolicyCommon.h.

### 12.78.2 Member Data Documentation

#### 12.78.2.1 UINT32 PCH\_SATA\_PORT\_CONFIG::Enable

Enable SATA port.

It is highly recommended to disable unused ports for power savings0: Disable; **1: Enable**

Definition at line 496 of file PchPolicyCommon.h.

#### 12.78.2.2 UINT32 PCH\_SATA\_PORT\_CONFIG::HsioRxEqBoostMagAd

**Deprecated** , please use HsioRxGen3EqBoostMag

Definition at line 514 of file PchPolicyCommon.h.

#### 12.78.2.3 UINT32 PCH\_SATA\_PORT\_CONFIG::HsioRxEqBoostMagAdEnable

**Deprecated** , please use HsioRxGen3EqBoostMagEnable

Definition at line 513 of file PchPolicyCommon.h.

#### 12.78.2.4 UINT32 PCH\_SATA\_PORT\_CONFIG::HsioTxGen1DownscaleAmp

**Deprecated** , please use HsioTxGen1DownscaleAmp in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)

Definition at line 517 of file PchPolicyCommon.h.

#### 12.78.2.5 UINT32 PCH\_SATA\_PORT\_CONFIG::HsioTxGen1DownscaleAmpEnable

**Deprecated** , please use HsioTxGen1DownscaleAmpEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)

Definition at line 516 of file PchPolicyCommon.h.

#### 12.78.2.6 UINT32 PCH\_SATA\_PORT\_CONFIG::HsioTxGen2DownscaleAmp

**Deprecated** , please use HsioTxGen2DownscaleAmp in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)

Definition at line 519 of file PchPolicyCommon.h.

#### 12.78.2.7 UINT32 PCH\_SATA\_PORT\_CONFIG::HsioTxGen2DownscaleAmpEnable

**Deprecated** , please use HsioTxGen2DownscaleAmpEnable in [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)

Definition at line 518 of file PchPolicyCommon.h.

---

## 12.78.2.8 UINT32 PCH\_SATA\_PORT\_CONFIG::ZpOdd

Support zero power ODD **0: Disable**, 1: Enable.

This is also used to disable ModPHY dynamic power gate.

Definition at line 510 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.79 PCH\_SATA\_RST\_CONFIG Struct Reference

Rapid Storage Technology settings.

```
#include <PchPolicyCommon.h>
```

## Public Attributes

- UINT32 [RaidAlternateld](#): 1  
*0: Disable; 1: Enable RAID Alternate ID*
- UINT32 [Raid0](#): 1  
*0: Disable; 1: **Enable** RAID0*
- UINT32 [Raid1](#): 1  
*0: Disable; 1: **Enable** RAID1*
- UINT32 [Raid10](#): 1  
*0: Disable; 1: **Enable** RAID10*
- UINT32 [Raid5](#): 1  
*0: Disable; 1: **Enable** RAID5*
- UINT32 [Irrt](#): 1  
*0: Disable; 1: **Enable** Intel Rapid Recovery Technology*
- UINT32 [OromUiBanner](#): 1  
*0: Disable; 1: **Enable** OROM UI and BANNER*
- UINT32 [OromUiDelay](#): 2  
*00b: 2 secs; 01b: 4 secs; 10b: 6 secs; 11: 8 secs (see: PCH\_SATA\_OROM\_DELAY)*
- UINT32 [HddUnlock](#): 1  
*0: Disable; 1: **Enable**. Indicates that the HDD password unlock in the OS is enabled*
- UINT32 [LedLocate](#): 1  
*0: Disable; 1: **Enable**. Indicates that the LED/SGPIO hardware is attached and ping to locate feature is enabled on the OS*
- UINT32 [IrrtOnly](#): 1  
*0: Disable; 1: **Enable**. Allow only IRRT drives to span internal and external ports*
- UINT32 [SmartStorage](#): 1  
*0: Disable; 1: **Enable** RST Smart Storage caching Bit*
- UINT32 [EfiRaidDriverLoad](#): 1  
*0: Dont load EFI RST/RSTe driver; 1: **Load EFI RST/RSTe driver***
- UINT32 [Resvdbits](#): 18  
*Reserved Bits.*

### 12.79.1 Detailed Description

Rapid Storage Technology settings.

Definition at line 527 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.80 PCH\_SKYCAM\_CIO2\_FLS\_CONFIG Struct Reference

The [PCH\\_SKYCAM\\_CIO2\\_FLS\\_CONFIG](#) block describes SkyCam CIO2 FLS registers configuration.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [PortATrimEnable](#): 1  
*0: Disable; 1: Enable - Enable Port A Clk Trim*
- UINT32 [PortBTrimEnable](#): 1  
*0: Disable; 1: Enable - Enable Port B Clk Trim*
- UINT32 [PortCTrimEnable](#): 1  
*0: Disable; 1: Enable - Enable Port C Clk Trim*
- UINT32 [PortDTrimEnable](#): 1  
*0: Disable; 1: Enable - Enable Port D Clk Trim*
- UINT32 [PortACtleEnable](#): 1  
*0: Disable; 1: Enable - Enable Port A Ctle*
- UINT32 [PortBCtleEnable](#): 1  
*0: Disable; 1: Enable - Enable Port B Ctle*
- UINT32 [PortCDCtleEnable](#): 1  
*0: Disable; 1: Enable - Enable Port C/D Ctle*
- UINT32 [PortBCtleCapValue](#): 4  
*Port A Ctle Cap Value.*
- UINT32 [PortCDCtleCapValue](#): 4  
*Port B Ctle Cap Value.*
- UINT32 [PortACtleResValue](#): 5  
*Port C/D Ctle Cap Value.*
- UINT32 [PortBCtleResValue](#): 5  
*Port A Ctle Res Value.*
- UINT32 [PortCDCtleResValue](#): 5  
*Port B Ctle Res Value.*
- UINT32 [RsvdBits1](#): 5  
*Port C/D Ctle Res Value.*
- UINT32 [PortBClkTrimValue](#): 4  
*Port A Clk Trim Value.*
- UINT32 [PortCClkTrimValue](#): 4  
*Port B Clk Trim Value.*
- UINT32 [PortDClkTrimValue](#): 4  
*Port C Clk Trim Value.*
- UINT32 [PortADDataTrimValue](#): 16  
*Port D Clk Trim Value.*

- UINT32 [PortBDataTrimValue](#): 16  
*Port A Data Trim Value.*
- UINT32 [PortCDDataTrimValue](#): 16  
*Port B Data Trim Value.*

### 12.80.1 Detailed Description

The [PCH\\_SKYCAM\\_CIO2\\_FLS\\_CONFIG](#) block describes SkyCam CIO2 FLS registers configuration.

Definition at line 1460 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.81 PCH\_SMBUS\_CONFIG Struct Reference

The SMBUS\_CONFIG block lists the reserved addresses for non-ARP capable devices in the platform.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [Enable](#): 1  
*This member describes whether or not the SMBus controller of PCH should be enabled.*
- UINT32 [ArpEnable](#): 1  
*Enable SMBus ARP support, **0: Disable**; 1: Enable.*
- UINT32 [DynamicPowerGating](#): 1  
*(Test) **Disable** or Enable Smbus dynamic power gating.*
- UINT32 [RsvdBits0](#): 29  
*Reserved bits.*
- UINT16 [SmbusIoBase](#)  
*SMBUS Base Address (IO space). Default is **0xEFA0**.*
- UINT8 [Rsvd0](#)  
*Reserved bytes.*
- UINT8 [NumRsvdSmbusAddresses](#)  
*The number of elements in the RsvdSmbusAddressTable.*
- UINT8 [RsvdSmbusAddressTable](#) [PCH\_MAX\_SMBUS\_RESERVED\_ADDRESS]  
*Array of addresses reserved for non-ARP-capable SMBus devices.*

### 12.81.1 Detailed Description

The SMBUS\_CONFIG block lists the reserved addresses for non-ARP capable devices in the platform.

Definition at line 866 of file PchPolicyCommon.h.

### 12.81.2 Member Data Documentation

#### 12.81.2.1 UINT32 PCH\_SMBUS\_CONFIG::Enable

This member describes whether or not the SMBus controller of PCH should be enabled.

---

0: Disable; 1: **Enable**.

Definition at line 871 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.82 PCH\_SPI\_CONFIG Struct Reference

This structure contains the policies which are related to SPI.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [ShowSpiController](#): 1

*Force to show SPI controller.*

- UINT32 [RsvdBits](#): 31

*Reserved bits.*

### 12.82.1 Detailed Description

This structure contains the policies which are related to SPI.

Definition at line 1784 of file PchPolicyCommon.h.

### 12.82.2 Member Data Documentation

#### 12.82.2.1 UINT32 PCH\_SPI\_CONFIG::ShowSpiController

Force to show SPI controller.

**0: FALSE**, 1: TRUE NOTE: For Windows OS, it MUST BE false. It's optional for other OSs.

Definition at line 1790 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)


## 12.83 PCH\_SSIC\_CONFIG Struct Reference

These members describe some settings which are related to the SSIC ports.

```
#include <PchPolicyCommon.h>
```

---

Collaboration diagram for PCH\_SSIC\_CONFIG:



### 12.83.1 Detailed Description

These members describe some settings which are related to the SSIC ports.

Definition at line 1576 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.84 PCH\_THERMAL\_CONFIG Struct Reference

The [PCH\\_THERMAL\\_CONFIG](#) block describes the expected configuration of the PCH for Thermal.

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_THERMAL\_CONFIG:



### Public Attributes

- [UINT32 ThermalDeviceEnable](#): 2  
*This field reports the status of Thermal Device.*
- [UINT32 TsmicLock](#): 1  
*This locks down "SMI Enable on Alert Thermal Sensor Trip". 0: Disabled, 1: **Enabled**.*
- [PCH\\_THERMAL\\_THROTTLING ThermalThrottling](#)  
*This field decides the settings of Thermal throttling.*
- [PCH\\_MEMORY\\_THROTTLING MemoryThrottling](#)

*Memory Thermal Management settings.*

- UINT16 [PchHotLevel](#)

*This field decides the temperature, default is **zero**.*

### 12.84.1 Detailed Description

The [PCH\\_THERMAL\\_CONFIG](#) block describes the expected configuration of the PCH for Thermal.

Definition at line 1075 of file PchPolicyCommon.h.

### 12.84.2 Member Data Documentation

#### 12.84.2.1 UINT16 PCH\_THERMAL\_CONFIG::PchHotLevel

This field decides the temperature, default is **zero**.

- 0x00 is the hottest
- 0x1FF is the lowest temperature

Definition at line 1098 of file PchPolicyCommon.h.

#### 12.84.2.2 UINT32 PCH\_THERMAL\_CONFIG::ThermalDeviceEnable

This field reports the status of Thermal Device.

When it reports ThermalDevice is disabled, the PCI configuration space of thermal device will be hidden by setting TCFD and PCR[PSF2] TRH PCIEN[8] prior to end of POST.0: Disabled, **1: Enabled in PCI mode**, 2: Enabled in ACPI mode

Definition at line 1081 of file PchPolicyCommon.h.

#### 12.84.2.3 PCH\_THERMAL\_THROTTLING PCH\_THERMAL\_CONFIG::ThermalThrottling

This field decides the settings of Thermal throttling.

When the Suggested Setting is enabled, PCH RC will use the suggested representative values.

Definition at line 1088 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.85 PCH\_THERMAL\_THROTTLING Struct Reference


This structure decides the settings of PCH Thermal throttling.

```
#include <PchPolicyCommon.h>
```

---



Collaboration diagram for PCH\_THERMAL\_THROTTLING:



### 12.85.1 Detailed Description

This structure decides the settings of PCH Thermal throttling.

When the Suggested Setting is enabled, PCH RC will use the suggested representative values.

Definition at line 1023 of file `PchPolicyCommon.h`.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.86 PCH\_TRACE\_HUB\_CONFIG Struct Reference

The `PCH_TRACE_HUB_CONFIG` block describes TraceHub settings for PCH.

```
#include <PchPolicyCommon.h>
```

### 12.86.1 Detailed Description

The `PCH_TRACE_HUB_CONFIG` block describes TraceHub settings for PCH.

Definition at line 1446 of file `PchPolicyCommon.h`.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.87 PCH\_USB20\_PORT\_CONFIG Struct Reference

This structure configures per USB2 port physical settings.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 `Enable`: 1  
*0: Disable; 1: Enable.*
- UINT32 `RsvdBits0`: 31  
*Reserved bits.*
- UINT8 `OverCurrentPin`  
*These members describe the specific over current pin number of USB 2.0 Port N.*

- UINT8 [Rsvd0](#) [3]  
*Reserved bytes, align to multiple 4.*
- USB2\_PHY\_PARAMETERS [Afe](#)  
*USB2 AFE settings.*
- UINT32 [Rsvd1](#) [1]  
*Reserved bytes.*

### 12.87.1 Detailed Description

This structure configures per USB2 port physical settings.

It allows to setup the port location and port length, and configures the port strength accordingly.

Definition at line 1510 of file PchPolicyCommon.h.

### 12.87.2 Member Data Documentation

#### 12.87.2.1 UINT8 PCH\_USB20\_PORT\_CONFIG::OverCurrentPin

These members describe the specific over current pin number of USB 2.0 Port N.

It is SW's responsibility to ensure that a given port's bit map is set only for one OC pin Description. USB2 and USB3 on the same combo Port must use the same OC pin (see: [USB\\_OVERCURRENT\\_PIN](#)).

Definition at line 1519 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.88 PCH\_USB30\_PORT\_CONFIG Struct Reference

This structure describes whether the USB3 Port N of PCH is enabled by platform modules.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [Enable](#): 1  
*0: Disable; 1: **Enable**.*
- UINT32 [RsvdBits0](#): 31  
*Reserved bits.*
- UINT8 [OverCurrentPin](#)  
*These members describe the specific over current pin number of USB 3.0 Port N.*
- UINT8 [Rsvd0](#) [3]  
*Reserved bytes, align to multiple 4.*
- UINT32 [HsioTxDeEmphEnable](#): 1  
*Enable the write to USB 3.0 TX Output -3.5dB De-Emphasis Adjustment, 0: **Disable**; 1: Enable.*
- UINT32 [HsioTxDeEmph](#): 6  
*USB 3.0 TX Output -3.5dB De-Emphasis Adjustment Setting (ow2tapgen2deemph3p5) HSIO\_TX\_DWORD5[21:16]  
**Default = 29h** (approximately -3.5dB De-Emphasis)*
- UINT32 [HsioTxDownscaleAmpEnable](#): 1  
*Enable the write to USB 3.0 TX Output Downscale Amplitude Adjustment, 0: **Disable**; 1: Enable.*
- UINT32 [HsioTxDownscaleAmp](#): 6

USB 3.0 TX Output Downscale Amplitude Adjustment (orate01margin) HSIO\_TX\_DWORD8[21:16] **Default = 00h**

- UINT32 [RsvdBits1](#): 18

*Reserved bits.*

- UINT32 [Rsvd1](#) [1]

*Reserved bytes.*

### 12.88.1 Detailed Description

This structure describes whether the USB3 Port N of PCH is enabled by platform modules.

Definition at line 1528 of file PchPolicyCommon.h.

### 12.88.2 Member Data Documentation

#### 12.88.2.1 UINT8 PCH\_USB30\_PORT\_CONFIG::OverCurrentPin

These members describe the specific over current pin number of USB 3.0 Port N.

It is SW's responsibility to ensure that a given port's bit map is set only for one OC pin Description. USB2 and USB3 on the same combo Port must use the same OC pin (see: USB\_OVERCURRENT\_PIN).

Definition at line 1537 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:


- [PchPolicyCommon.h](#)

## 12.89 PCH\_USB\_CONFIG Struct Reference

This member describes the expected configuration of the PCH USB controllers, Platform modules may need to refer Setup options, schematic, BIOS specification to update this field.

```
#include <PchPolicyCommon.h>
```

Collaboration diagram for PCH\_USB\_CONFIG:



### Public Attributes

- UINT32 [UsbPrecondition](#): 1

*This feature intends to reduce the necessary initialization time for USB HC and devices on root ports.*

- UINT32 [DisableComplianceMode](#): 1

*This policy will disable XHCI compliance mode on all ports.*

- UINT32 [XhciOcMapEnabled](#): 1

0: To disable OC mapping for USB XHCI ports 1: Set Xhci OC registers, Set Xhci OCCDone bit, XHCI Access Control Bit.

- UINT32 [XhciWakeOnUsb](#): 1

0: To disable Wake on USB connect/Disconnect 1: Enables Wake on USB connect/disconnect event.

- UINT32 [RsvdBits0](#): 27

Reserved bits.

- [PCH\\_USB20\\_PORT\\_CONFIG](#) [PortUsb20](#) [PCH\_MAX\_USB2\_PORTS]

These members describe whether the USB2 Port N of PCH is enabled by platform modules.

- [PCH\\_USB30\\_PORT\\_CONFIG](#) [PortUsb30](#) [PCH\_MAX\_USB3\_PORTS]

These members describe whether the USB3 Port N of PCH is enabled by platform modules.

- [PCH\\_XDCI\\_CONFIG](#) [XdcConfig](#)

This member describes whether or not the xDCI controller should be enabled.

- [PCH\\_SSIC\\_CONFIG](#) [SsicConfig](#)

These members describe some settings which are related to the SSIC ports.

- UINT32 [Rsvd0](#) [6]

Reserved bytes.

### 12.89.1 Detailed Description

This member describes the expected configuration of the PCH USB controllers, Platform modules may need to refer Setup options, schematic, BIOS specification to update this field.

The [Usb20OverCurrentPins](#) and [Usb30OverCurrentPins](#) field must be updated by referring the schematic.

Definition at line 1600 of file [PchPolicyCommon.h](#).

### 12.89.2 Member Data Documentation

#### 12.89.2.1 UINT32 [PCH\\_USB\\_CONFIG::DisableComplianceMode](#)

This policy will disable XHCI compliance mode on all ports.

Compliance Mode should be default enabled. For the platform that support USB Type-C, it can disable Compliance Mode, and enable Compliance Mode when testing. **0:Disable** , 1: Enable

Definition at line 1626 of file [PchPolicyCommon.h](#).

#### 12.89.2.2 [PCH\\_USB20\\_PORT\\_CONFIG](#) [PCH\\_USB\\_CONFIG::PortUsb20](#)[PCH\_MAX\_USB2\_PORTS]

These members describe whether the USB2 Port N of PCH is enabled by platform modules.

Panel and Dock are used to describe the layout of USB port. Panel is only available for Desktop PCH. Dock is only available for Mobile LPT.

Definition at line 1638 of file [PchPolicyCommon.h](#).

#### 12.89.2.3 UINT32 [PCH\\_USB\\_CONFIG::UsbPrecondition](#)

This feature intends to reduce the necessary initialization time for USB HC and devices on root ports.

It is assembled by PCHInit drivers in PEI and DXE phase. In PEI phase, the feature resets all USB HCs on PCH bus, including Intel EHCI and XHCI. After reset USB HC, continue the system initialization without waiting for the USB XHC reset ready. After running to DXE phase, the feature resets those USB devices installed on each USB HC root port in parallel, including any non USB3 speed devices on XHCI root port if XHCI is enabled. For USB3 protocol root port, USB3 speed devices will be advanced to enable state if link training succeeds after XHC reset.

UsbPrecondition = Enable , Force USB Init happen in PEI as part of 2Sec Fast Boot bios optimization. Usb↔Precondition = Disable, USB Init happen in DXE just like traditionally where it happen. Remark: With Precondition Enabled some USB2 devices which are not compliant with usb2 specification are not being detected if installed in the system during S4/S5.

**0: Disable**; 1: Enable.

Definition at line 1620 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.90 PCH\_WAKE\_CONFIG Struct Reference

This structure allows to customize PCH wake up capability from S5 or DeepSx by WOL, LAN, PCIE wake events.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [PmeB0S5Dis](#): 1  
*Corresponds to the PME\_B0\_S5\_DIS bit in the General PM Configuration B (GEN\_PMCON\_B) register.*
- UINT32 [WolEnableOverride](#): 1  
*Corresponds to the "WOL Enable Override" bit in the General PM Configuration B (GEN\_PMCON\_B) register. 0: Disable; 1: **Enable**.*
- UINT32 [Gp27WakeFromDeepSx](#): 1
- UINT32 [PcieWakeFromDeepSx](#): 1  
*Determine if enable PCIe to wake from deep Sx. 0: **Disable**; 1: Enable.*
- UINT32 [WoWlanEnable](#): 1  
*Determine if WLAN wake from Sx, corresponds to the "HOST\_WLAN\_PP\_EN" bit in the PWRM\_CFG3 register. 0: **Disable**; 1: Enable.*
- UINT32 [WoWlanDeepSxEnable](#): 1  
*Determine if WLAN wake from DeepSx, corresponds to the "DSX\_WLAN\_PP\_EN" bit in the PWRM\_CFG3 register. 0: **Disable**; 1: Enable.*
- UINT32 [LanWakeFromDeepSx](#): 1  
*Determine if enable LAN to wake from deep Sx. 0: Disable; 1: **Enable**.*

### 12.90.1 Detailed Description

This structure allows to customize PCH wake up capability from S5 or DeepSx by WOL, LAN, PCIE wake events.

Definition at line 1158 of file PchPolicyCommon.h.

### 12.90.2 Member Data Documentation

#### 12.90.2.1 UINT32 PCH\_WAKE\_CONFIG::Gp27WakeFromDeepSx

**Deprecated**

Definition at line 1166 of file PchPolicyCommon.h.

### 12.90.2.2 UINT32 PCH\_WAKE\_CONFIG::PmeB0S5Dis

Corresponds to the PME\_B0\_S5\_DIS bit in the General PM Configuration B (GEN\_PMCON\_B) register.

When set to 1, this bit blocks wake events from PME\_B0\_STS in S5, regardless of the state of PME\_B0\_EN. When cleared (default), wake events from PME\_B0\_STS are allowed in S5 if PME\_B0\_EN = 1. **0: Disable**; 1: Enable.

Definition at line 1164 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.91 PCH\_WDT\_CONFIG Struct Reference

This policy clears status bits and disable watchdog, then lock the WDT registers.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [DisableAndLock](#): 1  
*(Test) Set 1 to clear WDT status, then disable and lock WDT registers. **0: Disable**; 1: Enable.*

#### 12.91.1 Detailed Description

This policy clears status bits and disable watchdog, then lock the WDT registers.

while WDT is designed to be disabled and locked by Policy, bios should not enable WDT by WDT PPI. In such case, bios shows the warning message but not disable and lock WDT register to make sure WDT event trigger correctly.

Definition at line 1701 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.92 PCH\_XDCI\_CONFIG Struct Reference

The [PCH\\_XDCI\\_CONFIG](#) block describes the configurations of the xDCI Usb Device controller.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [Enable](#): 1  
*This member describes whether or not the xDCI controller should be enabled.*
- UINT32 [RsvdBits0](#): 31  
*Reserved bits.*

#### 12.92.1 Detailed Description

The [PCH\\_XDCI\\_CONFIG](#) block describes the configurations of the xDCI Usb Device controller.

Definition at line 1584 of file PchPolicyCommon.h.

---

## 12.92.2 Member Data Documentation

### 12.92.2.1 UINT32 PCH\_XDCI\_CONFIG::Enable

This member describes whether or not the xDCI controller should be enabled.

0: Disable; 1: **Enable**.

Definition at line 1589 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.93 PCH\_XHCI\_SSIC\_PORT Struct Reference

These members describe some settings which are related to the SSIC ports.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [Enable](#): 1  
*0: Disable; 1: **Enable** SSIC support.*

### 12.93.1 Detailed Description

These members describe some settings which are related to the SSIC ports.

Definition at line 1566 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.94 PER\_LANE\_EPARAM\_LINK\_INFO Struct Reference

Per Lane PHY Configuration.

```
#include <KtiHost.h>
```

### Public Attributes

- UINT8 [SocketID](#)  
*Socket ID.*
- UINT8 [AllLanesUseSameTxeq](#)  
*Use same TXEQ on all lanes.*
- UINT8 [Freq](#)  
*The Link Speed these TXEQ settings should be used for.*
- UINT32 [Link](#)  
*Port Number.*
- UINT32 [TXEQL](#) [20]  
*TXEQ Settings.*
- UINT32 [CTLEPEAK](#) [5]  
*CTLE Peaking Settings.*

### 12.94.1 Detailed Description

Per Lane PHY Configuration.

These PHY settings are system dependent. Every socket/link/freq requires an instance of this structure.

Definition at line 107 of file KtiHost.h.

The documentation for this struct was generated from the following file:

- [KtiHost.h](#)

## 12.95 PPR\_ADDR Struct Reference

PPR DRAM Address.

```
#include <MemoryPolicyPpi.h>
```

### 12.95.1 Detailed Description

PPR DRAM Address.

Definition at line 347 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:


- [MemoryPolicyPpi.h](#)

## 12.96 PPR\_ADDR\_MRC\_SETUP Struct Reference

PPR Address, buffer to hold DRAM Address that need to be repaired.

```
#include <MemoryPolicyPpi.h>
```

Collaboration diagram for PPR\_ADDR\_MRC\_SETUP:



### 12.96.1 Detailed Description

PPR Address, buffer to hold DRAM Address that need to be repaired.

---



Definition at line 359 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [MemoryPolicyPpi.h](#)

## 12.97 PROTECTED\_RANGE Struct Reference

The PCH provides a method for blocking writes and reads to specific ranges in the SPI flash when the Protected Ranges are enabled.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [WriteProtectionEnable](#): 1  
*Write or erase is blocked by hardware. 0: **Disable**; 1: Enable.*
- UINT32 [ReadProtectionEnable](#): 1  
*Read is blocked by hardware. 0: **Disable**; 1: Enable.*
- UINT32 [RsvdBits](#): 30  
*Reserved.*
- UINT16 [ProtectedRangeLimit](#)  
*The address of the upper limit of protection This is a left shifted address by 12 bits with address bits 11:0 are assumed to be FFFh for limit comparison.*
- UINT16 [ProtectedRangeBase](#)  
*The address of the upper limit of protection This is a left shifted address by 12 bits with address bits 11:0 are assumed to be 0.*

### 12.97.1 Detailed Description

The PCH provides a method for blocking writes and reads to specific ranges in the SPI flash when the Protected Ranges are enabled.

[PROTECTED\\_RANGE](#) is used to specify if flash protection are enabled, the write protection enable bit and the read protection enable bit, and to specify the upper limit and lower base for each register Platform code is responsible to get the range base by PchGetSpiRegionAddresses routine, and set the limit and base accordingly.

Definition at line 1667 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)


## 12.98 PSMI\_POLICY\_DATA\_HOB Struct Reference

PSMI policy.

```
#include <PsmiPolicyHob.h>
```

---

Collaboration diagram for PSMI\_POLICY\_DATA\_HOB:



### Public Attributes

- UINT8 [GlobalPsmiEnable](#)  
*Global PSMI Enable - 0: Disable; 1: **Enable**; 2: Force setup.*
- UINT8 [PsmiTrace](#) [MAX\_SOCKET]  
*PSMI Trace.*
- UINT8 [PsmiHandlerSize](#) [MAX\_SOCKET]  
*PSMI Handler Size.*
- [TRACE\\_INFO trace](#) [MAX\_SOCKET]  
*PSMI Trace Info.*

#### 12.98.1 Detailed Description

PSMI policy.

Definition at line 25 of file `PsmiPolicyHob.h`.

The documentation for this struct was generated from the following file:

- [PsmiPolicyHob.h](#)

## 12.99 RAS\_RC\_POLICY\_PPI Struct Reference

RAS policy being requested of RC.

```
#include <RasRcPolicyPpi.h>
```

### Public Attributes

- UINT8 [RasModes](#)  
*RAS Modes requested per policy.*
- UINT16 [RasModesEx](#)  
*RAS Extended Modes requested per policy.*
- BOOLEAN [McBankWarmBootClearError](#)  
*Mca Bank Warm Boot Clear Errors - 0: Disable; 1: **Enable**.*

- UINT8 [PoisonEn](#)  
*System Memory Poison - 0: Disable; 1: **Enable**.*
- UINT8 [PfdEn](#)  
*PFD Enable - 0: Disable; 1: **Enable**.*
- UINT8 [CrashLogFeature](#)  
*CrashLog Feature - 0: Disable; 1: **Enable**.*
- UINT8 [CrashLogOnAllReset](#)  
*Invoke CrashLog collection on all reset - 0: **Disable**; 1: Enable.*
- UINT8 [CrashLogClear](#)
- UINT8 [CrashLogReArm](#)

### 12.99.1 Detailed Description

RAS policy being requested of RC.

Definition at line 16 of file RasRcPolicyPpi.h.

### 12.99.2 Member Data Documentation

#### 12.99.2.1 UINT8 RAS\_RC\_POLICY\_PPI::CrashLogClear

**Deprecated**

Definition at line 24 of file RasRcPolicyPpi.h.

#### 12.99.2.2 UINT8 RAS\_RC\_POLICY\_PPI::CrashLogReArm

**Deprecated**

Definition at line 25 of file RasRcPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [RasRcPolicyPpi.h](#)

## 12.100 SATA\_THERMAL\_THROTTLE Struct Reference

This structure lists PCH supported SATA thermal throttling register setting for customization.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [P0T1M](#): 2  
*Port 0 T1 Multiplier.*
  - UINT32 [P0T2M](#): 2  
*Port 0 T2 Multiplier.*
  - UINT32 [P0T3M](#): 2  
*Port 0 T3 Multiplier.*
  - UINT32 [P0TDisp](#): 2  
*Port 0 Tdispatch.*
-

- UINT32 [P1T1M](#): 2  
*Port 1 T1 Multiplier.*
- UINT32 [P1T2M](#): 2  
*Port 1 T2 Multiplier.*
- UINT32 [P1T3M](#): 2  
*Port 1 T3 Multiplier.*
- UINT32 [P1TDisp](#): 2  
*Port 1 Tdispatch.*
- UINT32 [P0Tinact](#): 2  
*Port 0 Tinactive.*
- UINT32 [P0TDispFinit](#): 1  
*Port 0 Alternate Fast Init Tdispatch.*
- UINT32 [P1Tinact](#): 2  
*Port 1 Tinactive.*
- UINT32 [P1TDispFinit](#): 1  
*Port 1 Alternate Fast Init Tdispatch.*
- UINT32 [SuggestedSetting](#): 1  
*0: Disable; 1: **Enable** suggested representative values*
- UINT32 [RsvdBits0](#): 9  
*Reserved bits.*

### 12.100.1 Detailed Description

This structure lists PCH supported SATA thermal throttling register setting for customization.

The settings is programmed through SATA Index/Data registers. When the SuggestedSetting is enabled, the customized values are ignored.

Definition at line 1000 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.101 SECURITY\_POLICY Struct Reference

Security Policy.

```
#include <SecurityPolicy.h>
```

### Public Attributes

- UINT8 [EnableTme](#)  
*TME Enable.*
- UINT8 [EnableTmeCR](#)  
*TME for Optane Persistent Memory. Set to 0 exclude Optane from encryption.*
- UINT8 [EnableMktme](#)  
*MK-TME Enable.*
- UINT8 [EnableSgx](#)  
*Enable SGX.*
- UINT8 [SgxFactoryReset](#)  
*Delete all registration data, if SGX enabled force IPE/FirstBinding flow.*

- UINT64 [PrmrrSize](#)  
*SGX PRMRR size.*
- UINT8 [SgxQoS](#)  
*SGX Quality of Service.*
- UINT8 [SgxAutoRegistrationAgent](#)  
*SGX Auto Registration Agent.*
- UINT8 [SgxPackageInfoInBandAccess](#)  
*SGX Expose Package Info to OS.*
- UINT8 [EpochUpdate](#)  
*SGX EPOCH Update.*
- UINT64 [SgxEpoch0](#)  
*SGX EPOCH0 value {0 - 0xFFFFFFFFFFFFFFFF}.*
- UINT64 [SgxEpoch1](#)  
*SGX EPOCH1 value {0 - 0xFFFFFFFFFFFFFFFF}.*
- UINT8 [SgxLeWr](#)  
*Flexible Launch Enclave Policy (Wr En)*
- UINT64 [SgxLePubKeyHash0](#)  
*Launch Enclave Hash 0.*
- UINT64 [SgxLePubKeyHash1](#)  
*Launch Enclave Hash 1.*
- UINT64 [SgxLePubKeyHash2](#)  
*Launch Enclave Hash 2.*
- UINT64 [SgxLePubKeyHash3](#)  
*Launch Enclave Hash 3.*
- UINT8 [SgxSinitNvsData](#)
- UINT8 [SgxSinitDataFromTpm](#)
- UINT8 [SgxDebugMode](#)
- UINT8 [EnableTdx](#)  
*TDX Enable.*
- UINT8 [KeySplit](#)  
*TDX/MK-TME key split.*

### 12.101.1 Detailed Description

Security Policy.

Definition at line 21 of file SecurityPolicy.h.

### 12.101.2 Member Data Documentation

#### 12.101.2.1 UINT8 SECURITY\_POLICY::SgxDebugMode

**Deprecated**

Definition at line 70 of file SecurityPolicy.h.

#### 12.101.2.2 UINT8 SECURITY\_POLICY::SgxSinitDataFromTpm

**Deprecated** SGX SVN data from TPM; 0: when SGX is disabled or TPM is not present or no data is present in TPM.

Definition at line 68 of file SecurityPolicy.h.

---

### 12.101.2.3 UINT8 SECURITY\_POLICY::SgxSinitNvsData

**Deprecated** SGX NVS data from Flash passed during previous boot using CPU\_INFO\_PROTOCOL.SGX\_INFO; Pass value of zero if there is not data saved or when SGX is disabled.

Definition at line 66 of file SecurityPolicy.h.

The documentation for this struct was generated from the following file:


- [SecurityPolicy.h](#)

## 12.102 sysSetup Struct Reference

Platform Setting for MRC.

```
#include <MemoryPolicyPpi.h>
```

Collaboration diagram for sysSetup:



### Public Attributes

- struct [memSetup](#) **mem**  
*Memory technology related settings for MRC.*
- struct [commonSetup](#) **common**  
*Common platform settings not related to memory technology.*
- UINT8 [WFRWAEEnable](#)  
*WFR Uncore GV Rate Reduction.*
- UINT8 [PmaxDisable](#)  
*Enable/Disable Pmax through BIOS to Pcode Mailbox.*
- UINT32 [AdrEvent](#)  
*Whether of not we should recover from ADR.*

### 12.102.1 Detailed Description

Platform Setting for MRC.

Definition at line 2050 of file MemoryPolicyPpi.h.

### 12.102.2 Member Data Documentation

#### 12.102.2.1 UINT8 sysSetup::WFRWAEEnable

WFR Uncore GV Rate Reduction.

AUTO: Enable if WFR socket is detected in system.

Enabled: Always enables WFR Uncore GV Rate Reduction.

Definition at line 2069 of file MemoryPolicyPpi.h.

The documentation for this struct was generated from the following file:

- [MemoryPolicyPpi.h](#)

## 12.103 THERMAL\_THROTTLE\_LEVELS Struct Reference

This structure lists PCH supported throttling register setting for customization.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [T0Level](#): 9  
*Customized T0Level value. If SuggestedSetting is used, this setting is ignored.*
- UINT32 [T1Level](#): 9  
*Customized T1Level value. If SuggestedSetting is used, this setting is ignored.*
- UINT32 [T2Level](#): 9  
*Customized T2Level value. If SuggestedSetting is used, this setting is ignored.*
- UINT32 [TTEnable](#): 1  
*Enable the thermal throttle function. If SuggestedSetting is used, this settings is ignored.*
- UINT32 [TTState13Enable](#): 1  
*When set to 1 and the programmed GPIO pin is a 1, then PMSync state 13 will force at least T2 state.*
- UINT32 [TTLock](#): 1  
*When set to 1, this entire register (TL) is locked and remains locked until the next platform reset.*
- UINT32 [SuggestedSetting](#): 1  
*0: Disable; 1: **Enable** suggested representative values.*
- UINT32 [PchCrossThrottling](#): 1  
*ULT processors support thermal management and cross thermal throttling between the processor package and LP PCH.*
- UINT32 [Rsvd0](#)  
*Reserved bytes.*

### 12.103.1 Detailed Description

This structure lists PCH supported throttling register setting for customization.

When the SuggestedSetting is enabled, the customized values are ignored.

Definition at line 954 of file PchPolicyCommon.h.

### 12.103.2 Member Data Documentation

#### 12.103.2.1 UINT32 THERMAL\_THROTTLE\_LEVELS::PchCrossThrottling

ULT processors support thermal management and cross thermal throttling between the processor package and LP PCH.

The PMSYNC message from PCH to CPU includes specific bit fields to update the PCH thermal status to the processor which is factored into the processor throttling. Enable/Disable PCH Cross Throttling; 0: Disabled, 1: **Enabled**.

Definition at line 976 of file PchPolicyCommon.h.

#### 12.103.2.2 UINT32 THERMAL\_THROTTLE\_LEVELS::TTLock

When set to 1, this entire register (TL) is locked and remains locked until the next platform reset.

If SuggestedSetting is used, this setting is ignored.

Definition at line 968 of file PchPolicyCommon.h.

#### 12.103.2.3 UINT32 THERMAL\_THROTTLE\_LEVELS::TTState13Enable

When set to 1 and the programmed GPIO pin is a 1, then PMSync state 13 will force at least T2 state.

If SuggestedSetting is used, this setting is ignored.

Definition at line 963 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)

## 12.104 TRACE\_INFO Struct Reference

Trace Info.

```
#include <PsmiPolicyHob.h>
```

### Public Attributes

- UINT8 [PsmiTraceRegion](#) [5]  
*PSMI Trace Region.*
- UINT8 [PsmiTraceBufferSizeRegion](#) [5]  
*PSMI Trace Buffer Size Region.*
- UINT8 [PsmiTraceMemTypeRegion](#) [5]  
*PSMI Trace Memory Type Region.*



### 12.104.1 Detailed Description

Trace Info.

Definition at line 16 of file PsmiPolicyHob.h.

The documentation for this struct was generated from the following file:

- [PsmiPolicyHob.h](#)

## 12.105 TS\_GPIO\_PIN\_SETTING Struct Reference

This structure configures PCH memory throttling thermal sensor GPIO PIN settings.

```
#include <PchPolicyCommon.h>
```

### Public Attributes

- UINT32 [PmsyncEnable](#): 1  
*GPIO PM\_SYNC enable, 0:Disabled, 1:Enabled When enabled, RC will overrides the selected GPIO native mode.*
- UINT32 [C0TransmitEnable](#): 1  
*GPIO Transmit enable in C0 state, 0:Disabled, 1:Enabled*
- UINT32 [PinSelection](#): 1  
*GPIO Pin assignment selection, 0: default, 1: secondary.*

### 12.105.1 Detailed Description

This structure configures PCH memory throttling thermal sensor GPIO PIN settings.

Definition at line 1033 of file PchPolicyCommon.h.

### 12.105.2 Member Data Documentation

#### 12.105.2.1 UINT32 TS\_GPIO\_PIN\_SETTING::PmsyncEnable

GPIO PM\_SYNC enable, 0:Disabled, 1:Enabled When enabled, RC will overrides the selected GPIO native mode.

For GPIO\_C, PinSelection 0: CPU\_GP\_0 (default) or 1: CPU\_GP\_1 For GPIO\_D, PinSelection 0: CPU\_GP\_3 (default) or 1: CPU\_GP\_2 For SKL: CPU\_GP\_0 is GPP\_E3, CPU\_GP\_1 is GPP\_E7, CPU\_GP\_2 is GPP\_B3, CPU\_GP\_3 is GPP\_B4.

Definition at line 1041 of file PchPolicyCommon.h.

The documentation for this struct was generated from the following file:

- [PchPolicyCommon.h](#)



## Chapter 13


# File Documentation

### 13.1 Base.h File Reference


Root include file for Mde Package Base type modules.

```
#include <ProcessorBind.h>
```

Include dependency graph for Base.h:



This graph shows which files directly or indirectly include this file:



## Classes

- struct [GUID](#)  
*128 bit buffer containing a unique identifier value.*
- struct [IPv4\\_ADDRESS](#)  
*4-byte buffer.*
- struct [IPv6\\_ADDRESS](#)  
*16-byte buffer.*
- struct [\\_LIST\\_ENTRY](#)  
*[\\_LIST\\_ENTRY](#) structure definition.*

## Macros

- #define [GLOBAL\\_REMOVE\\_IF\\_UNREFERENCED](#)  
*Remove the global variable from the linked image if there are no references to it after all compiler and linker optimizations have been performed.*
- #define [UNREACHABLE\(\)](#)  
*Signal compilers and analyzers that this call is not reachable.*
- #define [NORETURN](#)  
*Signal compilers and analyzers that the function cannot return.*
- #define [ANALYZER\\_UNREACHABLE\(\)](#)  
*Signal the analyzer that this call is not reachable.*
- #define [ANALYZER\\_NORETURN](#)  
*Signal the analyzer that the function cannot return.*
- #define [RETURNS\\_TWICE](#)  
*Tell the code optimizer that the function will return twice.*
- #define [\\_CONCATENATE](#)(a, b) [\\_\\_CONCATENATE](#)(a, b)  
*Private worker functions for [ASM\\_PFX\(\)](#)*
- #define [ASM\\_PFX](#)(name) [\\_CONCATENATE](#) ([\\_\\_USER\\_LABEL\\_PREFIX\\_\\_](#), name)  
*The [USER\\_LABEL\\_PREFIX](#) macro predefined by GNUC represents the prefix on symbols in assembly language.*
- #define [CONST](#) const  
*Datum is read-only.*
- #define [STATIC](#) static  
*Datum is scoped to the current file or function.*
- #define [VOID](#) void  
*Undeclared type.*
- #define [IN](#)  
*Datum is passed to the function.*
- #define [OUT](#)  
*Datum is returned from the function.*
- #define [OPTIONAL](#)  
*Passing the datum to the function is optional, and a NULL is passed if the value is not supplied.*
- #define [TRUE](#) ((BOOLEAN)(1==1))  
*Boolean true value.*
- #define [FALSE](#) ((BOOLEAN)(0==1))  
*Boolean false value.*
- #define [NULL](#) ((VOID \*) 0)  
*NULL pointer (VOID \*)*
- #define [MAX\\_INT8](#) ((INT8)0x7F)  
*Maximum values for common UEFI Data Types.*
- #define [MIN\\_INT8](#) (((INT8) -127) - 1)

- Minimum values for the signed UEFI Data Types.*
- `#define _INT_SIZE_OF(n) ((sizeof (n) + sizeof (UINTN) - 1) &~(sizeof (UINTN) - 1))`  
*Return the size of argument that has been aligned to sizeof (UINTN).*
  - `#define VA_START(Marker, Parameter) (Marker = (VA_LIST) ((UINTN) & (Parameter) + _INT_SIZE_OF (Parameter)))`  
*Retrieves a pointer to the beginning of a variable argument list, based on the name of the parameter that immediately precedes the variable argument list.*
  - `#define VA_ARG(Marker, TYPE) (*(TYPE *) ((Marker += _INT_SIZE_OF (TYPE)) - _INT_SIZE_OF (TYPE)))`  
*Returns an argument of a specified type from a variable argument list and updates the pointer to the variable argument list to point to the next argument.*
  - `#define VA_END(Marker) (Marker = (VA_LIST) 0)`  
*Terminates the use of a variable argument list.*
  - `#define VA_COPY(Dest, Start) ((void)((Dest) = (Start)))`  
*Initializes a VA\_LIST as a copy of an existing VA\_LIST.*
  - `#define _BASE_INT_SIZE_OF(TYPE) ((sizeof (TYPE) + sizeof (UINTN) - 1) / sizeof (UINTN))`  
*Returns the size of a data type in sizeof(UINTN) units rounded up to the nearest UINTN boundary.*
  - `#define BASE_ARG(Marker, TYPE) (*(TYPE *) ((Marker += _BASE_INT_SIZE_OF (TYPE)) - _BASE_INT_SIZE_OF (TYPE)))`  
*Returns an argument of a specified type from a variable argument list and updates the pointer to the variable argument list to point to the next argument.*
  - `#define OFFSET_OF(TYPE, Field) ((UINTN) &(((TYPE *)0)->Field))`  
*The macro that returns the byte offset of a field in a data structure.*
  - `#define STATIC_ASSERT _Static_assert`  
*Portable definition for compile time assertions.*
  - `#define BASE_CR(Record, TYPE, Field) ((TYPE *) ((CHAR8 *) (Record) - OFFSET_OF (TYPE, Field)))`  
*Macro that returns a pointer to the data structure that contains a specified field of that data structure.*
  - `#define ALIGN_VALUE(Value, Alignment) ((Value) + (((Alignment) - (Value)) & ((Alignment) - 1)))`  
*Rounds a value up to the next boundary using a specified alignment.*
  - `#define ALIGN_POINTER(Pointer, Alignment) ((VOID *) (ALIGN_VALUE ((UINTN)(Pointer), (Alignment))))`  
*Adjust a pointer by adding the minimum offset required for it to be aligned on a specified alignment boundary.*
  - `#define ALIGN_VARIABLE(Value) ALIGN_VALUE ((Value), sizeof (UINTN))`  
*Rounds a value up to the next natural boundary for the current CPU.*
  - `#define MAX(a, b) (((a) > (b)) ? (a) : (b))`  
*Return the maximum of two operands.*
  - `#define MIN(a, b) (((a) < (b)) ? (a) : (b))`  
*Return the minimum of two operands.*
  - `#define ABS(a) (((a) < 0) ? -(a) : (a))`  
*Return the absolute value of a signed operand.*
  - `#define ENCODE_ERROR(StatusCode) ((RETURN_STATUS)(MAX_BIT | (StatusCode)))`  
*Produces a RETURN\_STATUS code with the highest bit set.*
  - `#define ENCODE_WARNING(StatusCode) ((RETURN_STATUS)(StatusCode))`  
*Produces a RETURN\_STATUS code with the highest bit clear.*
  - `#define RETURN_ERROR(StatusCode) (((INTN)(RETURN_STATUS)(StatusCode)) < 0)`  
*Returns TRUE if a specified RETURN\_STATUS code is an error code.*
  - `#define RETURN_SUCCESS 0`  
*The operation completed successfully.*
  - `#define RETURN_LOAD_ERROR ENCODE_ERROR (1)`  
*The image failed to load.*
  - `#define RETURN_INVALID_PARAMETER ENCODE_ERROR (2)`  
*The parameter was incorrect.*
  - `#define RETURN_UNSUPPORTED ENCODE_ERROR (3)`
-

- The operation is not supported.*

    - #define `RETURN_BAD_BUFFER_SIZE ENCODE_ERROR` (4)
  - The buffer was not the proper size for the request.*

    - #define `RETURN_BUFFER_TOO_SMALL ENCODE_ERROR` (5)
  - The buffer was not large enough to hold the requested data.*

    - #define `RETURN_NOT_READY ENCODE_ERROR` (6)
  - There is no data pending upon return.*

    - #define `RETURN_DEVICE_ERROR ENCODE_ERROR` (7)
  - The physical device reported an error while attempting the operation.*

    - #define `RETURN_WRITE_PROTECTED ENCODE_ERROR` (8)
  - The device can not be written to.*

    - #define `RETURN_OUT_OF_RESOURCES ENCODE_ERROR` (9)
  - The resource has run out.*

    - #define `RETURN_VOLUME_CORRUPTED ENCODE_ERROR` (10)
  - An inconsistency was detected on the file system causing the operation to fail.*

    - #define `RETURN_VOLUME_FULL ENCODE_ERROR` (11)
  - There is no more space on the file system.*

    - #define `RETURN_NO_MEDIA ENCODE_ERROR` (12)
  - The device does not contain any medium to perform the operation.*

    - #define `RETURN_MEDIA_CHANGED ENCODE_ERROR` (13)
  - The medium in the device has changed since the last access.*

    - #define `RETURN_NOT_FOUND ENCODE_ERROR` (14)
  - The item was not found.*

    - #define `RETURN_ACCESS_DENIED ENCODE_ERROR` (15)
  - Access was denied.*

    - #define `RETURN_NO_RESPONSE ENCODE_ERROR` (16)
  - The server was not found or did not respond to the request.*

    - #define `RETURN_NO_MAPPING ENCODE_ERROR` (17)
  - A mapping to the device does not exist.*

    - #define `RETURN_TIMEOUT ENCODE_ERROR` (18)
  - A timeout time expired.*

    - #define `RETURN_NOT_STARTED ENCODE_ERROR` (19)
  - The protocol has not been started.*

    - #define `RETURN_ALREADY_STARTED ENCODE_ERROR` (20)
  - The protocol has already been started.*

    - #define `RETURN_ABORTED ENCODE_ERROR` (21)
  - The operation was aborted.*

    - #define `RETURN_ICMP_ERROR ENCODE_ERROR` (22)
  - An ICMP error occurred during the network operation.*

    - #define `RETURN_TFTP_ERROR ENCODE_ERROR` (23)
  - A TFTP error occurred during the network operation.*

    - #define `RETURN_PROTOCOL_ERROR ENCODE_ERROR` (24)
  - A protocol error occurred during the network operation.*

    - #define `RETURN_INCOMPATIBLE_VERSION ENCODE_ERROR` (25)
  - A function encountered an internal version that was incompatible with a version requested by the caller.*

    - #define `RETURN_SECURITY_VIOLATION ENCODE_ERROR` (26)
  - The function was not performed due to a security violation.*

    - #define `RETURN_CRC_ERROR ENCODE_ERROR` (27)
  - A CRC error was detected.*

    - #define `RETURN_END_OF_MEDIA ENCODE_ERROR` (28)
  - The beginning or end of media was reached.*
-

- #define `RETURN_END_OF_FILE ENCODE_ERROR` (31)  
*The end of the file was reached.*
- #define `RETURN_INVALID_LANGUAGE ENCODE_ERROR` (32)  
*The language specified was invalid.*
- #define `RETURN_COMPROMISED_DATA ENCODE_ERROR` (33)  
*The security status of the data is unknown or compromised and the data must be updated or replaced to restore a valid security status.*
- #define `RETURN_HTTP_ERROR ENCODE_ERROR` (35)  
*A HTTP error occurred during the network operation.*
- #define `RETURN_WARN_UNKNOWN_GLYPH ENCODE_WARNING` (1)  
*The string contained one or more characters that the device could not render and were skipped.*
- #define `RETURN_WARN_DELETE_FAILURE ENCODE_WARNING` (2)  
*The handle was closed, but the file was not deleted.*
- #define `RETURN_WARN_WRITE_FAILURE ENCODE_WARNING` (3)  
*The handle was closed, but the data to the file was not flushed properly.*
- #define `RETURN_WARN_BUFFER_TOO_SMALL ENCODE_WARNING` (4)  
*The resulting buffer was too small, and the data was truncated to the buffer size.*
- #define `RETURN_WARN_STALE_DATA ENCODE_WARNING` (5)  
*The data has not been updated within the timeframe set by local policy for this type of data.*
- #define `RETURN_WARN_FILE_SYSTEM ENCODE_WARNING` (6)  
*The resulting buffer contains UEFI-compliant file system.*
- #define `SIGNATURE_16(A, B) ((A) | (B << 8))`  
*Returns a 16-bit signature built from 2 ASCII characters.*
- #define `SIGNATURE_32(A, B, C, D) (SIGNATURE_16(A, B) | (SIGNATURE_16(C, D) << 16))`  
*Returns a 32-bit signature built from 4 ASCII characters.*
- #define `SIGNATURE_64(A, B, C, D, E, F, G, H) (SIGNATURE_32(A, B, C, D) | ((UINT64) (SIGNATURE_32(E, F, G, H)) << 32))`  
*Returns a 64-bit signature built from 8 ASCII characters.*
- #define `RETURN_ADDRESS(L) ((VOID *) 0)`  
*Get the return address of the calling function.*
- #define `ARRAY_SIZE(Array) (sizeof (Array) / sizeof ((Array)[0]))`  
*Return the number of elements in an array.*

## Typedefs

- typedef struct `_LIST_ENTRY LIST_ENTRY`  
*LIST\_ENTRY structure definition.*
- typedef `CHAR8 * VA_LIST`  
*Variable used to traverse the list of arguments.*
- typedef `UINTN * BASE_LIST`  
*Pointer to the start of a variable argument list stored in a memory buffer.*

### 13.1.1 Detailed Description

Root include file for Mde Package Base type modules.

This is the include file for any module of type base. Base modules only use types defined via this include file and can be ported easily to any environment. There are a set of base libraries in the Mde Package that can be used to implement base modules.

Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.  
Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.  
SPDX-License-Identifier: BSD-2-Clause-Patent

### 13.1.2 Macro Definition Documentation

#### 13.1.2.1 `#define _BASE_INT_SIZE_OF( TYPE ) ((sizeof (TYPE) + sizeof (UINTN) - 1) / sizeof (UINTN))`

Returns the size of a data type in sizeof(UINTN) units rounded up to the nearest UINTN boundary.

##### Parameters

<i>TYPE</i>	The date type to determine the size of.
-------------	---

##### Returns

The size of TYPE in sizeof (UINTN) units rounded up to the nearest UINTN boundary.

Definition at line 751 of file Base.h.

#### 13.1.2.2 `#define _INT_SIZE_OF( n ) ((sizeof (n) + sizeof (UINTN) - 1) &~(sizeof (UINTN) - 1))`

Return the size of argument that has been aligned to sizeof (UINTN).

##### Parameters

<i>n</i>	The parameter size to be aligned.
----------	-----------------------------------

##### Returns

The aligned size.

Definition at line 580 of file Base.h.

#### 13.1.2.3 `#define ABS( a ) (((a) < 0) ? (-(a)) : (a))`

Return the absolute value of a signed operand.

This macro returns the absolute value of the signed operand specified by a.

##### Parameters

<i>a</i>	The signed operand.
----------	---------------------

##### Returns

The absolute value of the signed operand.

Definition at line 954 of file Base.h.

#### 13.1.2.4 `#define ALIGN_POINTER( Pointer, Alignment ) ((VOID *) (ALIGN_VALUE ((UINTN)(Pointer), (Alignment))))`

Adjust a pointer by adding the minimum offset required for it to be aligned on a specified alignment boundary.

This function rounds the pointer specified by Pointer to the next alignment boundary specified by Alignment. The pointer to the aligned address is returned.

##### Parameters

---



<i>Pointer</i>	The pointer to round up.
<i>Alignment</i>	The alignment boundary to use to return an aligned pointer.

**Returns**

Pointer to the aligned address.

Definition at line 896 of file Base.h.

**13.1.2.5 #define ALIGN\_VALUE( Value, Alignment ) ((Value) + (((Alignment) - (Value)) & ((Alignment) - 1)))**

Rounds a value up to the next boundary using a specified alignment.

This function rounds Value up to the next boundary using the specified Alignment. This aligned value is returned.

**Parameters**

<i>Value</i>	The value to round up.
<i>Alignment</i>	The alignment boundary used to return the aligned value.

**Returns**

A value up to the next boundary.

Definition at line 881 of file Base.h.

**13.1.2.6 #define ALIGN\_VARIABLE( Value ) ALIGN\_VALUE ((Value), sizeof (UINTN))**

Rounds a value up to the next natural boundary for the current CPU.

This is 4-bytes for 32-bit CPUs and 8-bytes for 64-bit CPUs.

This function rounds the value specified by Value up to the next natural boundary for the current CPU. This rounded value is returned.

**Parameters**

<i>Value</i>	The value to round up.
--------------	------------------------

**Returns**

Rounded value specified by Value.

Definition at line 910 of file Base.h.

**13.1.2.7 #define ANALYZER\_NORETURN**

Signal the analyzer that the function cannot return.

This excludes compilers.

Definition at line 158 of file Base.h.

**13.1.2.8 #define ANALYZER\_UNREACHABLE( )**

Signal the analyzer that this call is not reachable.

This excludes compilers.

Definition at line 132 of file Base.h.

---

13.1.2.9 `#define ARRAY_SIZE( Array ) (sizeof (Array) / sizeof ((Array)[0]))`

Return the number of elements in an array.

---

## Parameters

<i>Array</i>	An object of array type. Array is only used as an argument to the sizeof operator, therefore Array is never evaluated. The caller is responsible for ensuring that Array's type is not incomplete; that is, Array must have known constant size.
--------------	--

## Returns

The number of elements in Array. The result has type UINTN.

Definition at line 1311 of file Base.h.

**13.1.2.10** `#define BASE_ARG( Marker, TYPE ) (*(TYPE *) ((Marker += _BASE_INT_SIZE_OF (TYPE)) - _BASE_INT_SIZE_OF (TYPE)))`

Returns an argument of a specified type from a variable argument list and updates the pointer to the variable argument list to point to the next argument.

This function returns an argument of the type specified by TYPE from the beginning of the variable argument list specified by Marker. Marker is then updated to point to the next argument in the variable argument list. The method for computing the pointer to the next argument in the argument list is CPU specific following the EFI API ABI.

## Parameters

<i>Marker</i>	The pointer to the beginning of a variable argument list.
<i>TYPE</i>	The type of argument to retrieve from the beginning of the variable argument list.

## Returns

An argument of the type specified by TYPE.

Definition at line 769 of file Base.h.

**13.1.2.11** `#define BASE_CR( Record, TYPE, Field ) ((TYPE *) ((CHAR8 *) (Record) - OFFSET_OF (TYPE, Field)))`

Macro that returns a pointer to the data structure that contains a specified field of that data structure.

This is a lightweight method to hide information by placing a public data structure inside a larger private data structure and using a pointer to the public data structure to retrieve a pointer to the private data structure.

This function computes the offset, in bytes, of field specified by Field from the beginning of the data structure specified by TYPE. This offset is subtracted from Record, and is used to return a pointer to a data structure of the type specified by TYPE. If the data type specified by TYPE does not contain the field specified by Field, then the module will not compile.

## Parameters

<i>Record</i>	Pointer to the field specified by Field within a data structure of type TYPE.
<i>TYPE</i>	The name of the data structure type to return. This data structure must contain the field specified by Field.
<i>Field</i>	The name of the field in the data structure specified by TYPE to which Record points.

## Returns

A pointer to the structure from one of its elements.

Definition at line 867 of file Base.h.

**13.1.2.12** `#define ENCODE_ERROR( StatusCode ) ((RETURN_STATUS)(MAX_BIT | (StatusCode)))`

Produces a RETURN\_STATUS code with the highest bit set.

**Parameters**

<i>StatusCode</i>	The status code value to convert into a warning code. StatusCode must be in the range 0x00000000..0x7FFFFFFF.
-------------------	---

**Returns**

The value specified by StatusCode with the highest bit set.

Definition at line 971 of file Base.h.

13.1.2.13 **#define ENCODE\_WARNING( *StatusCode* ) ((RETURN\_STATUS)(StatusCode))**

Produces a RETURN\_STATUS code with the highest bit clear.

**Parameters**

<i>StatusCode</i>	The status code value to convert into a warning code. StatusCode must be in the range 0x00000000..0x7FFFFFFF.
-------------------	---

**Returns**

The value specified by StatusCode with the highest bit clear.

Definition at line 982 of file Base.h.

13.1.2.14 **#define FALSE ((BOOLEAN)(0==1))**

Boolean false value.

UEFI Specification defines this value to be 0, but this form is more portable.

Definition at line 316 of file Base.h.

13.1.2.15 **#define MAX( *a*, *b* ) (((*a*) > (*b*)) ? (*a*) : (*b*))**

Return the maximum of two operands.

This macro returns the maximum of two operand specified by *a* and *b*. Both *a* and *b* must be the same numerical types, signed or unsigned.

**Parameters**

<i>a</i>	The first operand with any numerical type.
<i>b</i>	The second operand. Can be any numerical type as long as is the same type as <i>a</i> .

**Returns**

Maximum of two operands.

Definition at line 926 of file Base.h.

13.1.2.16 **#define MIN( *a*, *b* ) (((*a*) < (*b*)) ? (*a*) : (*b*))**

Return the minimum of two operands.

This macro returns the minimal of two operand specified by *a* and *b*. Both *a* and *b* must be the same numerical types, signed or unsigned.

---

**Parameters**

<i>a</i>	The first operand with any numerical type.
<i>b</i>	The second operand. It should be the same any numerical type with a.

**Returns**

Minimum of two operands.

Definition at line 941 of file Base.h.

**13.1.2.17 #define NORETURN**

Signal compilers and analyzers that the function cannot return.

It is up to the compiler to remove any code past a call to functions flagged with this attribute.

Definition at line 108 of file Base.h.

**13.1.2.18 #define OFFSET\_OF( TYPE, Field ) ((UINTN) &(((TYPE \*)0)->Field))**

The macro that returns the byte offset of a field in a data structure.

This function returns the offset, in bytes, of field specified by Field from the beginning of the data structure specified by TYPE. If TYPE does not contain Field, the module will not compile.

**Parameters**

<i>TYPE</i>	The name of the data structure that contains the field specified by Field.
<i>Field</i>	The name of the field in the data structure.

**Returns**

Offset, in bytes, of field.

Definition at line 789 of file Base.h.

**13.1.2.19 #define RETURN\_ADDRESS( L ) ((VOID \*) 0)**

Get the return address of the calling function.

**Parameters**

<i>L</i>	Return Level.
----------	---------------

**Returns**

0 as compilers don't support this feature.

Definition at line 1297 of file Base.h.

**13.1.2.20 #define RETURN\_BUFFER\_TOO\_SMALL ENCODE\_ERROR (5)**

The buffer was not large enough to hold the requested data.

The required buffer size is returned in the appropriate parameter when this error occurs.

Definition at line 1027 of file Base.h.

---

13.1.2.21 **#define RETURN\_ERROR( *StatusCode* )** (((INTN)(RETURN\_STATUS)(*StatusCode*)) < 0)

Returns TRUE if a specified RETURN\_STATUS code is an error code.

This function returns TRUE if *StatusCode* has the high bit set. Otherwise, FALSE is returned.

#### Parameters

<i>StatusCode</i>	The status code value to evaluate.
-------------------	------------------------------------

#### Return values

<i>TRUE</i>	The high bit of <i>StatusCode</i> is set.
<i>FALSE</i>	The high bit of <i>StatusCode</i> is clear.

Definition at line 995 of file Base.h.

13.1.2.22 **#define RETURNS\_TWICE**

Tell the code optimizer that the function will return twice.

This prevents wrong optimizations which can cause bugs. Tell the code optimizer that the function will return twice.

This prevents wrong optimizations which can cause bugs.

Definition at line 178 of file Base.h.

13.1.2.23 **#define SIGNATURE\_16( *A*, *B* )** ((*A*) | (*B* << 8))

Returns a 16-bit signature built from 2 ASCII characters.

This macro returns a 16-bit value built from the two ASCII characters specified by *A* and *B*.

#### Parameters

<i>A</i>	The first ASCII character.
<i>B</i>	The second ASCII character.

#### Returns

A 16-bit value built from the two ASCII characters specified by *A* and *B*.

Definition at line 1218 of file Base.h.

13.1.2.24 **#define SIGNATURE\_32( *A*, *B*, *C*, *D* )** (SIGNATURE\_16 (*A*, *B*) | (SIGNATURE\_16 (*C*, *D*) << 16))

Returns a 32-bit signature built from 4 ASCII characters.

This macro returns a 32-bit value built from the four ASCII characters specified by *A*, *B*, *C*, and *D*.

#### Parameters

<i>A</i>	The first ASCII character.
<i>B</i>	The second ASCII character.
<i>C</i>	The third ASCII character.
<i>D</i>	The fourth ASCII character.

#### Returns

A 32-bit value built from the two ASCII characters specified by *A*, *B*, *C* and *D*.

Definition at line 1235 of file Base.h.

13.1.2.25 **#define SIGNATURE\_64( A, B, C, D, E, F, G, H ) (SIGNATURE\_32 (A, B, C, D) | ((UINT64) (SIGNATURE\_32 (E, F, G, H)) << 32))**

Returns a 64-bit signature built from 8 ASCII characters.

This macro returns a 64-bit value built from the eight ASCII characters specified by A, B, C, D, E, F, G, and H.

#### Parameters

<i>A</i>	The first ASCII character.
<i>B</i>	The second ASCII character.
<i>C</i>	The third ASCII character.
<i>D</i>	The fourth ASCII character.
<i>E</i>	The fifth ASCII character.
<i>F</i>	The sixth ASCII character.
<i>G</i>	The seventh ASCII character.
<i>H</i>	The eighth ASCII character.

#### Returns

A 64-bit value built from the two ASCII characters specified by A, B, C, D, E, F, G and H.

Definition at line 1256 of file Base.h.

13.1.2.26 **#define STATIC\_ASSERT \_Static\_assert**

Portable definition for compile time assertions.

Equivalent to C11 `static_assert` macro from `assert.h`.

#### Parameters

<i>Expression</i>	Boolean expression.
<i>Message</i>	Raised compiler diagnostic message when expression is false.

Definition at line 805 of file Base.h.

13.1.2.27 **#define TRUE ((BOOLEAN)(1==1))**

Boolean true value.

UEFI Specification defines this value to be 1, but this form is more portable.

Definition at line 310 of file Base.h.

13.1.2.28 **#define UNREACHABLE( )**

Signal compilers and analyzers that this call is not reachable.

It is up to the compiler to remove any code past that point.

Definition at line 78 of file Base.h.

13.1.2.29 **#define VA\_ARG( Marker, TYPE ) (\*(TYPE \*) ((Marker += \_INT\_SIZE\_OF (TYPE)) - \_INT\_SIZE\_OF (TYPE)))**

Returns an argument of a specified type from a variable argument list and updates the pointer to the variable argument list to point to the next argument.

This function returns an argument of the type specified by TYPE from the beginning of the variable argument list specified by Marker. Marker is then updated to point to the next argument in the variable argument list. The method for computing the pointer to the next argument in the argument list is CPU-specific following the EFI API ABI.

**Parameters**

<i>Marker</i>	VA_LIST used to traverse the list of arguments.
<i>TYPE</i>	The type of argument to retrieve from the beginning of the variable argument list.

**Returns**

An argument of the type specified by TYPE.

Definition at line 710 of file Base.h.

**13.1.2.30** `#define VA_COPY( Dest, Start ) ((void)((Dest) = (Start)))`

Initializes a VA\_LIST as a copy of an existing VA\_LIST.

This macro initializes Dest as a copy of Start, as if the VA\_START macro had been applied to Dest followed by the same sequence of uses of the VA\_ARG macro as had previously been used to reach the present state of Start.

**Parameters**

<i>Dest</i>	VA_LIST used to traverse the list of arguments.
<i>Start</i>	VA_LIST used to traverse the list of arguments.

Definition at line 735 of file Base.h.

**13.1.2.31** `#define VA_END( Marker ) (Marker = (VA_LIST) 0)`

Terminates the use of a variable argument list.

This function initializes Marker so it can no longer be used with [VA\\_ARG\(\)](#). After this macro is used, the only way to access the variable argument list is by using [VA\\_START\(\)](#) again.

**Parameters**

<i>Marker</i>	VA_LIST used to traverse the list of arguments.
---------------	---

Definition at line 722 of file Base.h.

**13.1.2.32** `#define VA_START( Marker, Parameter ) (Marker = (VA_LIST) ((UINTN) & (Parameter) + _INT_SIZE_OF (Parameter)))`

Retrieves a pointer to the beginning of a variable argument list, based on the name of the parameter that immediately precedes the variable argument list.

This function initializes Marker to point to the beginning of the variable argument list that immediately follows Parameter. The method for computing the pointer to the next argument in the argument list is CPU-specific following the EFIABI ABI.

**Parameters**

<i>Marker</i>	The VA_LIST used to traverse the list of arguments.
<i>Parameter</i>	The name of the parameter that immediately precedes the variable argument list.

**Returns**

A pointer to the beginning of a variable argument list.

Definition at line 692 of file Base.h.

---



### 13.1.3 Typedef Documentation

#### 13.1.3.1 typedef UINTN\* BASE\_LIST

Pointer to the start of a variable argument list stored in a memory buffer.

Same as UINT8 \*.

Definition at line 742 of file Base.h.

#### 13.1.3.2 typedef CHAR8\* VA\_LIST

Variable used to traverse the list of arguments.

This type can vary by implementation and could be an array or structure.


Definition at line 674 of file Base.h.

## 13.2 CpuPolicyHob.h File Reference

CPU Policy HOB.

```
#include <Uefi/UefiBaseType.h>
```

Include dependency graph for CpuPolicyHob.h:



### Classes

- struct [CPU\\_POLICY\\_HOB](#)  
*CPU Initialization Policy Options.*

### 13.2.1 Detailed Description

CPU Policy HOB.

#### Copyright

Copyright 2017 - 2021 Intel Corporation.

SPDX-License-Identifier: BSD-2-Clause-Patent

## 13.3 FspFixedPcds.h File Reference

This file lists all FixedAtBuild PCDs referenced in FSP integration guide.

### Macros

- #define [PcdFspAreaBaseAddress](#) 0xFFD00000  
*FspAreaBaseAddress.*
- #define [PcdFspImageldString](#) \$ICX-SP\$  
*FspImageldString.*
- #define [PcdGlobalDataPointerAddress](#) 0xFED00148  
*GlobalDataPointerAddress.*
- #define [PcdTemporaryRamBase](#) 0xFE800000  
*TemporaryRamBase.*
- #define [PcdTemporaryRamSize](#) 0x00200000  
*TemporaryRamSize.*
- #define [PcdFspReservedBufferSize](#) 0x00000100  
*FspReservedBufferSize.*

### 13.3.1 Detailed Description

This file lists all FixedAtBuild PCDs referenced in FSP integration guide.

Those value may vary in different FSP revision to meet different requirements.


## 13.4 FspmUpd.h File Reference

Copyright (c) 2021, Intel Corporation.

---

```
#include <FspUpd.h>
```

Include dependency graph for FspmUpd.h:



## Classes

- struct [FSPM\\_CONFIG](#)  
*FSP-M Configuration.*
- struct [FSPM\\_UPD](#)  
*Fsp M UPD Configuration.*

### 13.4.1 Detailed Description

Copyright (c) 2021, Intel Corporation.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.


This file is automatically generated. Please do NOT modify !!!

## 13.5 FspUpd.h File Reference

Copyright (c) 2021, Intel Corporation.

```
#include <FspUpd.h>
```

Include dependency graph for FspUpd.h:



### Classes

- struct [FSPS\\_CONFIG](#)  
*FSP-S Configuration.*
- struct [FSPS\\_UPD](#)  
*Fsp S UPD Configuration.*

### 13.5.1 Detailed Description

Copyright (c) 2021, Intel Corporation.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

---


This file is automatically generated. Please do NOT modify !!!

## 13.6 FsptUpd.h File Reference

Copyright (c) 2021, Intel Corporation.

```
#include <FsptUpd.h>
```

Include dependency graph for FsptUpd.h:



### Classes

- struct [FSPT\\_CORE\\_UPD](#)  
*FSP-T Core UPD.*
- struct [FSPT\\_CONFIG](#)  
*FSP-T Configuration.*
- struct [FSPT\\_UPD](#)  
*Fsp T UPD Configuration.*

### 13.6.1 Detailed Description

Copyright (c) 2021, Intel Corporation.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF

MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.


This file is automatically generated. Please do NOT modify !!!

## 13.7 FspUpd.h File Reference


Copyright (c) 2021, Intel Corporation.

```
#include <FspEas.h>
```

Include dependency graph for FspUpd.h:



This graph shows which files directly or indirectly include this file:



### 13.7.1 Detailed Description

Copyright (c) 2021, Intel Corporation.

All rights reserved.

Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:

---


Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer. Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution. Neither the name of Intel Corporation nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

This file is automatically generated. Please do NOT modify !!!

## 13.8 KtiHost.h File Reference

```
#include "DataTypes.h"
#include "PlatformHost.h"
#include <Upi/KtiSi.h>
#include <Upi/KtiDisc.h>
#include "MemHostChipCommon.h"
Include dependency graph for KtiHost.h:
```



### Classes

- struct [PER\\_LANE\\_EPARAM\\_LINK\\_INFO](#)  
*Per Lane PHY Configuration.*
- struct [ALL\\_LANES\\_EPARAM\\_LINK\\_INFO](#)  
*All Lanes PHY Configuration.*
- struct [KTI\\_HOST\\_IN](#)  
*KTIRC input structure.*

### 13.8.1 Detailed Description

#### Copyright

Copyright 2004 - 2021 Intel Corporation.


SPDX-License-Identifier: BSD-2-Clause-Patent

## 13.9 MemoryPolicyPpi.h File Reference

Header file defining MEMORY\_POLICY\_PPI, which is for platform code to set platform specific configurations of memory reference code.

```
#include <MemHostChipCommon.h>
#include <PlatformHost.h>
#include <Memory/ProcSmbChipCommon.h>
#include <Guid/MemBootHealthGuid.h>
#include <PlatformInfoTypes.h>
```

Include dependency graph for MemoryPolicyPpi.h:



### Classes

- struct [memTiming](#)  
*Memory Timings Settings.*
- struct [ddrDimmSetup](#)  
*DIMM enable/disable information.*
- struct [ddrChannelSetup](#)  
*Channel setup structure declaration.*
- struct [PPR\\_ADDR](#)  
*PPR DRAM Address.*
- struct [PPR\\_ADDR\\_MRC\\_SETUP](#)  
*PPR Address, buffer to hold DRAM Address that need to be repaired.*
- struct [ddrSocketSetup](#)  
*Socket setup structure declaration.*
- union [AdvMemTestRankData](#)  
*Define AdvMemTest Rank List item The input format is defined as follows: Rank number in bits[3:0] DIMM number in bits[7:4] Channel number in the MC in bits[11:8] MC number in bits[15:12] Socket number in bits [19:16] bits [31:20] are reserved For example: To test MC 0, CH 1, DIMM 0, RANK 0 on Socket 0, you need to enter a value of 0x100 To test MC 1, CH 0, DIMM 0, RANK 0 on Socket 0, you need to enter a value of 0x1000.*
- struct [memSetup](#)  
*Host memory setup structure declaration.*
- struct [commonSetup](#)  
*Common Platform Settings of MRC.*
- struct [sysSetup](#)  
*Platform Setting for MRC.*
- struct [\\_MEMORY\\_POLICY\\_PPI](#)  
*Memory Policy PPI Definition.*

### Macros

- #define [MAX\\_B2P\\_MAILBOX\\_GROUPS](#) 32  
*Number of group of BIOS-to-Pcode Mailbox command.*
- #define [MEMORY\\_POLICY\\_PPI\\_REVISION](#) 0x00000001  
*Revision of MEMORY\_POLICY\_PPI.*



## Typedefs

- typedef struct [sysSetup](#) [SYS\\_SETUP](#)  
*Platform Setting for MRC.*
- typedef struct [\\_MEMORY\\_POLICY\\_PPI](#) [MEMORY\\_POLICY\\_PPI](#)  
*Memory Policy PPI Definition.*

### 13.9.1 Detailed Description

Header file defining [MEMORY\\_POLICY\\_PPI](#), which is for platform code to set platform specific configurations of memory reference code.

#### Copyright

Copyright 2018 - 2021 Intel Corporation.


SPDX-License-Identifier: BSD-2-Clause-Patent

## 13.10 MpServices.h File Reference

This file declares UEFI PI Multi-processor PPI.

```
#include <Protocol/MpService.h>
```

Include dependency graph for MpServices.h:



## Classes

- struct [\\_EFI\\_PEI\\_MP\\_SERVICES\\_PPI](#)  
*This PPI is installed by some platform or chipset-specific PEIM that abstracts handling multiprocessor support.*

## Typedefs

- typedef [EFI\\_STATUS](#)(\* [EFI\\_PEI\\_MP\\_SERVICES\\_GET\\_NUMBER\\_OF\\_PROCESSORS](#)) ([IN CONST](#) [EFI\\_PEI\\_SERVICES](#) \*\*PeiServices, [IN](#) [EFI\\_PEI\\_MP\\_SERVICES\\_PPI](#) \*This, [OUT](#) [UINTN](#) \*NumberOfProcessors, [OUT](#) [UINTN](#) \*NumberOfEnabledProcessors)  
*Get the number of CPU's.*

- typedef `EFI_STATUS(* EFI_PEI_MP_SERVICES_GET_PROCESSOR_INFO)` (`IN CONST` `EFI_PEI_SERVICES **PeiServices`, `IN` `EFI_PEI_MP_SERVICES_PPI *This`, `IN` `UINTN` `ProcessorNumber`, `OUT` `EFI_PROCESSOR_INFORMATION *ProcessorInfoBuffer`)  
*Get information on a specific CPU.*
- typedef `EFI_STATUS(* EFI_PEI_MP_SERVICES_STARTUP_ALL_APS)` (`IN CONST` `EFI_PEI_SERVICES **PeiServices`, `IN` `EFI_PEI_MP_SERVICES_PPI *This`, `IN` `EFI_AP_PROCEDURE` `Procedure`, `IN` `BOOLEAN` `SingleThread`, `IN` `UINTN` `TimeoutInMicroSeconds`, `IN VOID` `*ProcedureArgument` `OPTIONAL`)  
*Activate all of the application processors.*
- typedef `EFI_STATUS(* EFI_PEI_MP_SERVICES_STARTUP_THIS_AP)` (`IN CONST` `EFI_PEI_SERVICES **PeiServices`, `IN` `EFI_PEI_MP_SERVICES_PPI *This`, `IN` `EFI_AP_PROCEDURE` `Procedure`, `IN` `UINTN` `ProcessorNumber`, `IN` `UINTN` `TimeoutInMicroseconds`, `IN VOID` `*ProcedureArgument` `OPTIONAL`)  
*Activate a specific application processor.*
- typedef `EFI_STATUS(* EFI_PEI_MP_SERVICES_SWITCH_BSP)` (`IN CONST` `EFI_PEI_SERVICES **PeiServices`, `IN` `EFI_PEI_MP_SERVICES_PPI *This`, `IN` `UINTN` `ProcessorNumber`, `IN` `BOOLEAN` `EnableOldBSP`)  
*Switch the boot strap processor.*
- typedef `EFI_STATUS(* EFI_PEI_MP_SERVICES_ENABLEDISABLEAP)` (`IN CONST` `EFI_PEI_SERVICES **PeiServices`, `IN` `EFI_PEI_MP_SERVICES_PPI *This`, `IN` `UINTN` `ProcessorNumber`, `IN` `BOOLEAN` `EnableAP`, `IN` `UINT32` `*HealthFlag` `OPTIONAL`)  
*Enable or disable an application processor.*
- typedef `EFI_STATUS(* EFI_PEI_MP_SERVICES_WHOAMI)` (`IN CONST` `EFI_PEI_SERVICES **PeiServices`, `IN` `EFI_PEI_MP_SERVICES_PPI *This`, `OUT` `UINTN` `*ProcessorNumber`)  
*Identify the currently executing processor.*

### 13.10.1 Detailed Description

This file declares UEFI PI Multi-processor PPI.

This PPI is installed by some platform or chipset-specific PEIM that abstracts handling multiprocessor support.

Copyright (c) 2015 - 2017, Intel Corporation. All rights reserved.

SPDX-License-Identifier: BSD-2-Clause-Patent

#### Revision Reference:

This PPI is introduced in PI Version 1.4.

### 13.10.2 Typedef Documentation

- 13.10.2.1 typedef `EFI_STATUS(* EFI_PEI_MP_SERVICES_ENABLEDISABLEAP)` (`IN CONST` `EFI_PEI_SERVICES **PeiServices`, `IN` `EFI_PEI_MP_SERVICES_PPI *This`, `IN` `UINTN` `ProcessorNumber`, `IN` `BOOLEAN` `EnableAP`, `IN` `UINT32` `*HealthFlag` `OPTIONAL`)

Enable or disable an application processor.

#### Parameters

in	<i>PeiServices</i>	An indirect pointer to the PEI Services Table published by the PEI Foundation.
in	<i>This</i>	A pointer to the <code>EFI_PEI_MP_SERVICES_PPI</code> instance.
in	<i>ProcessorNumber</i>	The handle number of the AP. The range is from 0 to the total number of logical processors minus 1. The total number of logical processors can be retrieved by <code>EFI_PEI_MP_SERVICES_PPI.GetNumberOfProcessors()</code> .

in	<i>EnableAP</i>	Specifies the new state for the processor for enabled, FALSE for disabled.
in	<i>HealthFlag</i>	If not NULL, a pointer to a value that specifies the new health status of the AP. This flag corresponds to StatusFlag defined in EFI_PEI_MP_SERVICE↔S_PPI.GetProcessorInfo(). Only the PROCESSOR_HEALTH_STATUS_BIT is used. All other bits are ignored. If it is NULL, this parameter is ignored.

**Return values**

<i>EFI_SUCCESS</i>	The specified AP was enabled or disabled successfully.
<i>EFI_UNSUPPORTED</i>	Enabling or disabling an AP cannot be completed prior to this service returning.
<i>EFI_UNSUPPORTED</i>	Enabling or disabling an AP is not supported.
<i>EFI_DEVICE_ERROR</i>	The calling processor is an AP.
<i>EFI_NOT_FOUND</i>	Processor with the handle specified by ProcessorNumber does not exist.
<i>EFI_INVALID_PARAMETER↔ER</i>	ProcessorNumber specifies the BSP.

Definition at line 230 of file MpServices.h.

**13.10.2.2** `typedef EFI_STATUS( * EFI_PEI_MP_SERVICES_GET_NUMBER_OF_PROCESSORS) (IN CONST EFI_PEI_SERVICES **PeiServices, IN EFI_PEI_MP_SERVICES_PPI *This, OUT UINTN *NumberOfProcessors, OUT UINTN *NumberOfEnabledProcessors)`

Get the number of CPU's.

**Parameters**

in	<i>PeiServices</i>	An indirect pointer to the PEI Services Table published by the PEI Foundation.
in	<i>This</i>	Pointer to this instance of the PPI.
out	<i>NumberOf↔Processors</i>	Pointer to the total number of logical processors in the system, including the BSP and disabled APs.
out	<i>NumberOf↔Enabled↔Processors</i>	Number of processors in the system that are enabled.

**Return values**

<i>EFI_SUCCESS</i>	The number of logical processors and enabled logical processors was retrieved.
<i>EFI_DEVICE_ERROR</i>	The calling processor is an AP.
<i>EFI_INVALID_PARAMETER↔ER</i>	NumberOfProcessors is NULL. NumberOfEnabledProcessors is NULL.

Definition at line 45 of file MpServices.h.

**13.10.2.3** `typedef EFI_STATUS( * EFI_PEI_MP_SERVICES_GET_PROCESSOR_INFO) (IN CONST EFI_PEI_SERVICES **PeiServices, IN EFI_PEI_MP_SERVICES_PPI *This, IN UINTN ProcessorNumber, OUT EFI_PROCESSOR_INFORMATION *ProcessorInfoBuffer)`

Get information on a specific CPU.

**Parameters**

in	<i>PeiServices</i>	An indirect pointer to the PEI Services Table published by the PEI Foundation.
in	<i>This</i>	Pointer to this instance of the PPI.
in	<i>Processor↔Number</i>	Pointer to the total number of logical processors in the system, including the BSP and disabled APs.

out	<i>ProcessorInfo</i> ↔ <i>Buffer</i>	Number of processors in the system that are enabled.
-----	---	--

## Return values

<i>EFI_SUCCESS</i>	Processor information was returned.
<i>EFI_DEVICE_ERROR</i>	The calling processor is an AP.
<i>EFI_INVALID_PARAMETER</i> ↔	ProcessorInfoBuffer is NULL.
<i>EFI_NOT_FOUND</i>	The processor with the handle specified by ProcessorNumber does not exist in the platform.

Definition at line 70 of file MpServices.h.

**13.10.2.4** `typedef EFI_STATUS( * EFI_PEI_MP_SERVICES_STARTUP_ALL_APS) (IN CONST EFI_PEI_SERVICES **PeiServices, IN EFI_PEI_MP_SERVICES_PPI *This, IN EFI_AP_PROCEDURE Procedure, IN BOOLEAN SingleThread, IN UINTN TimeoutInMicroSeconds, IN VOID *ProcedureArgument OPTIONAL)`

Activate all of the application processors.

## Parameters

in	<i>PeiServices</i>	An indirect pointer to the PEI Services Table published by the PEI Foundation.
in	<i>This</i>	A pointer to the EFI_PEI_MP_SERVICES_PPI instance.
in	<i>Procedure</i>	A pointer to the function to be run on enabled APs of the system.
in	<i>SingleThread</i>	If TRUE, then all the enabled APs execute the function specified by Procedure one by one, in ascending order of processor handle number. If FALSE, then all the enabled APs execute the function specified by Procedure simultaneously.
in	<i>TimeoutIn</i> ↔ <i>MicroSeconds</i>	Indicates the time limit in microseconds for APs to return from Procedure, for blocking mode only. Zero means infinity. If the timeout expires before all APs return from Procedure, then Procedure on the failed APs is terminated. All enabled APs are available for next function assigned by EFI_PEI_MP_SERVICES_PPI.StartupAllAPs() or EFI_PEI_MP_SERVICES_PPI.StartupThisAP(). If the timeout expires in blocking mode, BSP returns EFI_TIMEOUT.
in	<i>Procedure</i> ↔ <i>Argument</i>	The parameter passed into Procedure for all APs.

## Return values

<i>EFI_SUCCESS</i>	In blocking mode, all APs have finished before the timeout expired.
<i>EFI_DEVICE_ERROR</i>	Caller processor is AP.
<i>EFI_NOT_STARTED</i>	No enabled APs exist in the system.
<i>EFI_NOT_READY</i>	Any enabled APs are busy.
<i>EFI_TIMEOUT</i>	In blocking mode, the timeout expired before all enabled APs have finished.
<i>EFI_INVALID_PARAMETER</i> ↔ <i>ER</i>	Procedure is NULL.

Definition at line 113 of file MpServices.h.

**13.10.2.5** `typedef EFI_STATUS( * EFI_PEI_MP_SERVICES_STARTUP_THIS_AP) (IN CONST EFI_PEI_SERVICES **PeiServices, IN EFI_PEI_MP_SERVICES_PPI *This, IN EFI_AP_PROCEDURE Procedure, IN UINTN ProcessorNumber, IN UINTN TimeoutInMicroSeconds, IN VOID *ProcedureArgument OPTIONAL)`

Activate a specific application processor.

## Parameters

in	<i>PeiServices</i>	An indirect pointer to the PEI Services Table published by the PEI Foundation.
in	<i>This</i>	A pointer to the EFI_PEI_MP_SERVICES_PPI instance.
in	<i>Procedure</i>	A pointer to the function to be run on enabled APs of the system.
in	<i>Processor↵ Number</i>	The handle number of the AP. The range is from 0 to the total number of logical processors minus 1. The total number of logical processors can be retrieved by EFI_PEI_MP_SERVICES_PPI.GetNumberOfProcessors().
in	<i>TimeoutIn↵ MicroSeconds</i>	Indicates the time limit in microseconds for APs to return from Procedure, for blocking mode only. Zero means infinity. If the timeout expires before all A↵Ps return from Procedure, then Procedure on the failed APs is terminated. All enabled APs are available for next function assigned by EFI_PEI_MP_SERV↵ICES_PPI.StartupAllAPs() or EFI_PEI_MP_SERVICES_PPI.StartupThisAP(). If the timeout expires in blocking mode, BSP returns EFI_TIMEOUT.
in	<i>Procedure↵ Argument</i>	The parameter passed into Procedure for all APs.

## Return values

<i>EFI_SUCCESS</i>	In blocking mode, specified AP finished before the timeout expires.
<i>EFI_DEVICE_ERROR</i>	The calling processor is an AP.
<i>EFI_TIMEOUT</i>	In blocking mode, the timeout expired before the specified AP has finished.
<i>EFI_NOT_FOUND</i>	The processor with the handle specified by ProcessorNumber does not exist.
<i>EFI_INVALID_PARAMET↵ ER</i>	ProcessorNumber specifies the BSP or disabled AP.
<i>EFI_INVALID_PARAMET↵ ER</i>	Procedure is NULL.

Definition at line 158 of file MpServices.h.

**13.10.2.6** `typedef EFI_STATUS( * EFI_PEI_MP_SERVICES_SWITCH_BSP) (IN CONST EFI_PEI_SERVICES **PeiServices, IN EFI_PEI_MP_SERVICES_PPI *This, IN UINTN ProcessorNumber, IN BOOLEAN EnableOldBSP)`

Switch the boot strap processor.

## Parameters

in	<i>PeiServices</i>	An indirect pointer to the PEI Services Table published by the PEI Foundation.
in	<i>This</i>	A pointer to the EFI_PEI_MP_SERVICES_PPI instance.
in	<i>Processor↵ Number</i>	The handle number of the AP. The range is from 0 to the total number of logical processors minus 1. The total number of logical processors can be retrieved by EFI_PEI_MP_SERVICES_PPI.GetNumberOfProcessors().
in	<i>EnableOldBSP</i>	If TRUE, then the old BSP will be listed as an enabled AP. Otherwise, it will be disabled.

## Return values

<i>EFI_SUCCESS</i>	BSP successfully switched.
<i>EFI_UNSUPPORTED</i>	Switching the BSP cannot be completed prior to this service returning.
<i>EFI_UNSUPPORTED</i>	Switching the BSP is not supported.
<i>EFI_DEVICE_ERROR</i>	The calling processor is an AP.
<i>EFI_NOT_FOUND</i>	The processor with the handle specified by ProcessorNumber does not exist.
<i>EFI_INVALID_PARAMET↵ ER</i>	ProcessorNumber specifies the current BSP or a disabled AP.

<i>EFI_NOT_READY</i>	The specified AP is busy.
----------------------	---------------------------

Definition at line 193 of file MpServices.h.

**13.10.2.7** `typedef EFI_STATUS( * EFI_PEI_MP_SERVICES_WHOAMI) (IN CONST EFI_PEI_SERVICES **PeiServices, IN EFI_PEI_MP_SERVICES_PPI *This, OUT UINTN *ProcessorNumber)`

Identify the currently executing processor.

#### Parameters

in	<i>PeiServices</i>	An indirect pointer to the PEI Services Table published by the PEI Foundation.
in	<i>This</i>	A pointer to the EFI_PEI_MP_SERVICES_PPI instance.
out	<i>ProcessorNumber</i>	The handle number of the AP. The range is from 0 to the total number of logical processors minus 1. The total number of logical processors can be retrieved by EFI_PEI_MP_SERVICES_PPI.GetNumberOfProcessors().

#### Return values

<i>EFI_SUCCESS</i>	The current processor handle number was returned in ProcessorNumber.
<i>EFI_INVALID_PARAMETER</i>	ProcessorNumber is NULL.


Definition at line 255 of file MpServices.h.

## 13.11 PchPolicyCommon.h File Reference

PCH configuration based on PCH policy.

```
#include "PchLimits.h"
#include <ConfigBlock/UsbConfig.h>
#include <ConfigBlock/Usb2PhyConfig.h>
#include <ConfigBlock/TraceHubConfig.h>
```

Include dependency graph for PchPolicyCommon.h:



## Classes

- struct [PCH\\_GENERAL\\_CONFIG](#)  
*PCH General Configuration.*
- struct [PCH\\_PCIE\\_EQ\\_LANE\\_PARAM](#)  
*Represent lane specific PCIe Gen3 equalization parameters.*
- struct [PCH\\_PCIE\\_ROOT\\_PORT\\_CONFIG](#)  
*The PCH\_PCI\_EXPRESS\_ROOT\_PORT\_CONFIG describe the feature and capability of each PCH PCIe root port.*
- struct [PCH\\_PCIE\\_CONFIG](#)  
*The PCH\_PCIE\_CONFIG block describes the expected configuration of the PCH PCI Express controllers.*
- struct [PCH\\_PCIE\\_CONFIG2](#)

- The [PCH\\_PCIE\\_CONFIG2](#) block describes the additional configuration of the PCH PCI Express controllers.

  - struct [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#)

The [PCH\\_HSIO\\_PCIE\\_LANE\\_CONFIG](#) describes HSIO settings for PCIe lane.
  - struct [PCH\\_HSIO\\_PCIE\\_CONFIG](#)

The [PCH\\_HSIO\\_PCIE\\_CONFIG](#) block describes the configuration of the HSIO for PCIe lanes.
  - struct [PCH\\_HSIO\\_PCIE\\_WM20\\_CONFIG](#)

The [PCH\\_HSIO\\_PCIE\\_WM20\\_CONFIG](#) block describes the configuration of the HSIO for PCIe lanes.
  - struct [PCH\\_SATA\\_PORT\\_CONFIG](#)

This structure configures the features, property, and capability for each SATA port.
  - struct [PCH\\_SATA\\_RST\\_CONFIG](#)

Rapid Storage Technology settings.
  - struct [PCH\\_RST\\_PCIE\\_STORAGE\\_CONFIG](#)

This structure describes the details of Intel RST for PCIe Storage remapping Note: In order to use this feature, Intel RST Driver is required.
  - struct [PCH\\_SATA\\_CONFIG](#)

The [PCH\\_SATA\\_CONFIG](#) block describes the expected configuration of the SATA controllers.
  - struct [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#)

The [PCH\\_HSIO\\_SATA\\_PORT\\_LANE](#) describes HSIO settings for SATA Port lane.
  - struct [PCH\\_HSIO\\_SATA\\_CONFIG](#)

The [PCH\\_HSIO\\_SATA\\_CONFIG](#) block describes the HSIO configuration of the SATA controller.
  - struct [PCH\\_IOAPIC\\_CONFIG](#)

The [PCH\\_IOAPIC\\_CONFIG](#) block describes the expected configuration of the PCH IO APIC, it's optional and PCH code would ignore it if the BdfValid bit is not TRUE.
  - struct [PCH\\_HPET\\_CONFIG](#)

The [PCH\\_HPET\\_CONFIG](#) block passes the bus/device/function value for HPET.
  - struct [PCH\\_HDAUDIO\\_CONFIG](#)

This structure contains the policies which are related to HD Audio device (cAVS).
  - struct [PCH\\_LAN\\_CONFIG](#)

PCH integrated LAN controller configuration settings.
  - struct [PCH\\_SMBUS\\_CONFIG](#)

The [SMBUS\\_CONFIG](#) block lists the reserved addresses for non-ARP capable devices in the platform.
  - struct [PCH\\_LOCK\\_DOWN\\_CONFIG](#)

The [PCH\\_LOCK\\_DOWN\\_CONFIG](#) block describes the expected configuration of the PCH for security requirement.
  - struct [THERMAL\\_THROTTLE\\_LEVELS](#)

This structure lists PCH supported throttling register setting for customization.
  - struct [DMI\\_HW\\_WIDTH\\_CONTROL](#)

This structure allows to customize DMI HW Autonomous Width Control for Thermal and Mechanical spec design.
  - struct [SATA\\_THERMAL\\_THROTTLE](#)

This structure lists PCH supported SATA thermal throttling register setting for customization.
  - struct [PCH\\_THERMAL\\_THROTTLING](#)

This structure decides the settings of PCH Thermal throttling.
  - struct [TS\\_GPIO\\_PIN\\_SETTING](#)

This structure configures PCH memory throttling thermal sensor GPIO PIN settings.
  - struct [PCH\\_MEMORY\\_THROTTLING](#)

This structure supports an external memory thermal sensor (TS-on-DIMM or TS-on-Board).
  - struct [PCH\\_THERMAL\\_CONFIG](#)

The [PCH\\_THERMAL\\_CONFIG](#) block describes the expected configuration of the PCH for Thermal.
  - struct [PCH\\_POWER\\_RESET\\_STATUS](#)

This [PCH\\_POWER\\_RESET\\_STATUS](#) Specifies which Power/Reset bits need to be cleared by the PCH Init Driver.
  - union [PCH\\_GBL2HOST\\_EN](#)

This [PCH\\_GBL2HOST\\_EN](#) specifies enable bits related to the "Convert Global Resets to Host Resets" (G2H) feature.

- struct [PCH\\_WAKE\\_CONFIG](#)  
*This structure allows to customize PCH wake up capability from S5 or DeepSx by WOL, LAN, PCIE wake events.*
  - struct [PCH\\_PM\\_CONFIG](#)  
*The [PCH\\_PM\\_CONFIG](#) block describes expected miscellaneous power management settings.*
  - struct [PCH\\_DMI\\_CONFIG](#)  
*The [PCH\\_DMI\\_CONFIG](#) block describes the expected configuration of the PCH for DMI.*
  - struct [PCH\\_LPC\\_SIRQ\\_CONFIG](#)  
*The [PCH\\_LPC\\_SIRQ\\_CONFIG](#) block describes the expected configuration of the PCH for Serial IRQ.*
  - struct [PCH\\_PORT61H\\_SMM\\_CONFIG](#)  
*This structure is used for the emulation feature for Port61h read.*
  - struct [PCH\\_DEVICE\\_INTERRUPT\\_CONFIG](#)  
*The [PCH\\_DEVICE\\_INTERRUPT\\_CONFIG](#) block describes interrupt pin, IRQ and interrupt mode for PCH device.*
  - struct [PCH\\_INTERRUPT\\_CONFIG](#)  
*The [PCH\\_INTERRUPT\\_CONFIG](#) block describes interrupt settings for PCH.*
  - struct [PCH\\_TRACE\\_HUB\\_CONFIG](#)  
*The [PCH\\_TRACE\\_HUB\\_CONFIG](#) block describes TraceHub settings for PCH.*
  - struct [PCH\\_SKYCAM\\_CIO2\\_FLS\\_CONFIG](#)  
*The [PCH\\_SKYCAM\\_CIO2\\_FLS\\_CONFIG](#) block describes SkyCam CIO2 FLS registers configuration.*
  - struct [PCH\\_USB20\\_PORT\\_CONFIG](#)  
*This structure configures per USB2 port physical settings.*
  - struct [PCH\\_USB30\\_PORT\\_CONFIG](#)  
*This structure describes whether the USB3 Port N of PCH is enabled by platform modules.*
  - struct [PCH\\_XHCI\\_SSIC\\_PORT](#)  
*These members describe some settings which are related to the SSIC ports.*
  - struct [PCH\\_SSIC\\_CONFIG](#)  
*These members describe some settings which are related to the SSIC ports.*
  - struct [PCH\\_XDCI\\_CONFIG](#)  
*The [PCH\\_XDCI\\_CONFIG](#) block describes the configurations of the xDCI Usb Device controller.*
  - struct [PCH\\_USB\\_CONFIG](#)  
*This member describes the expected configuration of the PCH USB controllers, Platform modules may need to refer Setup options, schematic, BIOS specification to update this field.*
  - struct [PROTECTED\\_RANGE](#)  
*The PCH provides a method for blocking writes and reads to specific ranges in the SPI flash when the Protected Ranges are enabled.*
  - struct [PCH\\_FLASH\\_PROTECTION\\_CONFIG](#)  
*PCH Flash Protection Configuration.*
  - struct [PCH\\_WDT\\_CONFIG](#)  
*This policy clears status bits and disable watchdog, then lock the WDT registers.*
  - struct [PCH\\_P2SB\\_CONFIG](#)  
*This structure contains the policies which are related to P2SB device.*
  - struct [PCH\\_DCI\\_CONFIG](#)  
*This structure contains the policies which are related to Direct Connection Interface (DCI).*
  - struct [PCH\\_LPC\\_CONFIG](#)  
*This structure contains the policies which are related to LPC.*
  - struct [PCH\\_SPI\\_CONFIG](#)  
*This structure contains the policies which are related to SPI.*
  - struct [\\_PCH\\_POLICY](#)  
*The PCH Policy allows the platform code to publish a set of configuration information that the PCH drivers will use to configure the PCH hardware.*
-



## Macros

- #define `PCH_HDAUDIO_AUTO` 2  
The `PCH_HDAUDIO_CONFIG` block describes the expected configuration of the Intel HD Audio feature.
- #define `PCH_MAX_DEVICE_INTERRUPT_CONFIG` 64  
Number of all PCH devices.
- #define `PCH_MAX_PXRC_CONFIG` 8  
Number of PXRC registers in ITSS.
- #define `PCH_POLICY_REVISION` 15  
PCH Policy revision number Any backwards compatible changes to this structure will result in an update in the revision number.

## Enumerations

- enum `PCH_RESERVED_PAGE_ROUTE`
- enum `PCH_PCIE_ASPM_CONTROL`  
The values before AutoConfig match the setting of PCI Express Base Specification 1.1, please be careful for adding new feature.
- enum `PCH_PCIE_L1SUBSTATES_CONTROL`  
Refer to PCH EDS for the PCH implementation values corresponding to below PCI-E spec defined ranges.
- enum `PCH_PCIE_EQ_METHOD`
- enum `PCH_HDAUDIO_IO_BUFFER_OWNERSHIP`
- enum `PCH_SLP_S4_MIN_ASSERT`
- enum `PCH_START_FRAME_PULSE`  
Refer to PCH EDS for the details of Start Frame Pulse Width in Continuous and Quiet mode.
- enum `PCH_INT_PIN`
- enum `PCH_USB_PORT_LOCATION`  
The location of the USB connectors.

### 13.11.1 Detailed Description

PCH configuration based on PCH policy.

#### Copyright

Copyright 2009 - 2021 Intel Corporation.

SPDX-License-Identifier: BSD-2-Clause-Patent

### 13.11.2 Enumeration Type Documentation

#### 13.11.2.1 enum `PCH_HDAUDIO_IO_BUFFER_OWNERSHIP`

##### Enumerator

***PchHdaloBufOwnerHdaLink*** HD-Audio link owns all the I/O buffers.

***PchHdaloBufOwnerHdaLinkI2sPort*** HD-Audio link owns 4 and I2S port owns 4 of the I/O buffers.

***PchHdaloBufOwnerI2sPort*** I2S0 and I2S1 ports own all the I/O buffers.

Definition at line 744 of file PchPolicyCommon.h.

## 13.11.2.2 enum PCH\_INT\_PIN

## Enumerator

**PchNoInt** No Interrupt Pin.

Definition at line 1404 of file PchPolicyCommon.h.

## 13.11.2.3 enum PCH\_PCIE\_EQ\_METHOD

## Enumerator

**PchPcieEqDefault** Use reference code default (software margining)

**PchPcieEqHardware** Hardware equalization (experimental), note this requires PCH-LP C0 or PCH-H D0 or newer.

**PchPcieEqSoftware** Use software margining flow.

**PchPcieEqStaticCoeff** Fixed equalization (requires Coefficient settings per lane)

Definition at line 123 of file PchPolicyCommon.h.

## 13.11.2.4 enum PCH\_RESERVED\_PAGE\_ROUTE

## Enumerator

**PchReservedPageToLpc** Port 80h cycles are sent to LPC.

**PchReservedPageToPcie** Port 80h cycles are sent to PCIe.

Definition at line 58 of file PchPolicyCommon.h.

## 13.11.2.5 enum PCH\_SLP\_S4\_MIN\_ASSERT

## Enumerator

**PchSlpS4PchTime** The time defined in PCH EDS Power Sequencing and Reset Signal Timings table.

Definition at line 1191 of file PchPolicyCommon.h.

## 13.11.2.6 enum PCH\_USB\_PORT\_LOCATION

The location of the USB connectors.

This information is use to decide eye diagram tuning value for Usb 2.0 motherboard trace.


Definition at line 1495 of file PchPolicyCommon.h.

## 13.12 PiHob.h File Reference

HOB related definitions in PI.

---

This graph shows which files directly or indirectly include this file:



## Classes

- struct [EFI\\_HOB\\_GENERIC\\_HEADER](#)  
*Describes the format and size of the data inside the HOB.*
- struct [EFI\\_HOB\\_HANDOFF\\_INFO\\_TABLE](#)  
*Contains general state information used by the HOB producer phase.*
- struct [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER](#)  
*[EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_HEADER](#) describes the various attributes of the logical memory allocation.*
- struct [EFI\\_HOB\\_MEMORY\\_ALLOCATION](#)  
*Describes all memory ranges used during the HOB producer phase that exist outside the HOB list.*
- struct [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_STACK](#)  
*Describes the memory stack that is produced by the HOB producer phase and upon which all post-memory-installed executable content in the HOB producer phase is executing.*
- struct [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_BSP\\_STORE](#)  
*Defines the location of the boot-strap processor (BSP) BSPStore ("Backing Store Pointer Store").*
- struct [EFI\\_HOB\\_MEMORY\\_ALLOCATION\\_MODULE](#)  
*Defines the location and entry point of the HOB consumer phase.*
- struct [EFI\\_HOB\\_RESOURCE\\_DESCRIPTOR](#)  
*Describes the resource properties of all fixed, nonrelocatable resource ranges found on the processor host bus during the HOB producer phase.*
- struct [EFI\\_HOB\\_GUID\\_TYPE](#)  
*Allows writers of executable content in the HOB producer phase to maintain and manage HOBs with specific [GUID](#).*
- struct [EFI\\_HOB\\_FIRMWARE\\_VOLUME](#)  
*Details the location of firmware volumes that contain firmware files.*
- struct [EFI\\_HOB\\_FIRMWARE\\_VOLUME2](#)  
*Details the location of a firmware volume that was extracted from a file within another firmware volume.*
- struct [EFI\\_HOB\\_FIRMWARE\\_VOLUME3](#)  
*Details the location of a firmware volume that was extracted from a file within another firmware volume.*
- struct [EFI\\_HOB\\_CPU](#)  
*Describes processor information, such as address space and I/O space capabilities.*
- struct [EFI\\_HOB\\_MEMORY\\_POOL](#)  
*Describes pool memory allocations.*
- struct [EFI\\_HOB\\_UEFI\\_CAPSULE](#)  
*Each UEFI capsule HOB details the location of a UEFI capsule.*
- union [EFI\\_PEI\\_HOB\\_POINTERS](#)  
*Union of all the possible HOB Types.*

## Macros

- `#define EFI_HOB_HANDOFF_TABLE_VERSION 0x0009`  
Value of version in `EFI_HOB_HANDOFF_INFO_TABLE`.

## Typedefs

- `typedef UINT32 EFI_RESOURCE_TYPE`  
The resource type.
- `typedef UINT32 EFI_RESOURCE_ATTRIBUTE_TYPE`  
A type of recount attribute type.

### 13.12.1 Detailed Description

HOB related definitions in PI.

Copyright (c) 2006 - 2017, Intel Corporation. All rights reserved.  
SPDX-License-Identifier: BSD-2-Clause-Patent

#### Revision Reference:


PI Version 1.6

## 13.13 PiMultiPhase.h File Reference

Include file matches things in PI for multiple module types.

```
#include <Pi/PiFirmwareVolume.h>
#include <Pi/PiFirmwareFile.h>
#include <Pi/PiBootMode.h>
#include <Pi/PiHob.h>
#include <Pi/PiDependency.h>
#include <Pi/PiStatusCode.h>
#include <Pi/PiS3BootScript.h>
```

Include dependency graph for PiMultiPhase.h:



## Classes

- `struct EFI_MMram_DESCRIPTOR`  
Structure describing a MMRAM region and its accessibility attributes.

## Macros

- `#define DXE_ERROR(StatusCode) (MAX_BIT | (MAX_BIT >> 2) | StatusCode)`  
Produces an error code in the range reserved for use by the Platform Initialization Architecture Specification.
- `#define EFI_REQUEST_UNLOAD_IMAGE DXE_ERROR(1)`

*If this value is returned by an EFI image, then the image should be unloaded.*

- #define `EFI_NOT_AVAILABLE_YET_DXE_ERROR` (2)

*If this value is returned by an API, it means the capability is not yet installed/available/ready to use.*

- #define `PI_ENCODE_WARNING`(a) ((MAX\_BIT >> 2) | (a))

*Success and warning codes reserved for use by PI.*

- #define `PI_ENCODE_ERROR`(a) (MAX\_BIT | (MAX\_BIT >> 2) | (a))

*Error codes reserved for use by PI.*

- #define `EFI_INTERRUPT_PENDING_PI_ENCODE_ERROR` (0)

*Return status codes defined in SMM CIS.*

- #define `EFI_MMRAM_OPEN` 0x00000001

*MMRAM states and capabilities.*

- #define `EFI_AUTH_STATUS_PLATFORM_OVERRIDE` 0x01

*Bitmask of values for Authentication Status.*

## Typedefs

- typedef `VOID`(\* `EFI_AP_PROCEDURE`) (IN OUT `VOID` \*Buffer)

*The function prototype for invoking a function on an Application Processor.*

- typedef `EFI_STATUS`(\* `EFI_AP_PROCEDURE2`) (IN `VOID` \*ProcedureArgument)

*The function prototype for invoking a function on an Application Processor.*

## 13.13.1 Detailed Description

Include file matches things in PI for multiple module types.

Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.

SPDX-License-Identifier: BSD-2-Clause-Patent

### Revision Reference:

These elements are defined in UEFI Platform Initialization Specification 1.2.

## 13.13.2 Macro Definition Documentation

### 13.13.2.1 #define `DXE_ERROR`( *StatusCode* ) (MAX\_BIT | (MAX\_BIT >> 2) | *StatusCode*)

Produces an error code in the range reserved for use by the Platform Initialization Architecture Specification.

The supported 32-bit range is 0xA0000000-0xBFFFFFFF The supported 64-bit range is 0xA000000000000000-0xBFFFFFFF

#### Parameters

<i>StatusCode</i>	The status code value to convert into a warning code. <i>StatusCode</i> must be in the range 0x00000000..0xFFFFFFFF.
-------------------	--

#### Returns

The value specified by *StatusCode* in the PI reserved range.

Definition at line 36 of file PiMultiPhase.h.

### 13.13.2.2 #define EFI\_AUTH\_STATUS\_PLATFORM\_OVERRIDE 0x01

Bitmask of values for Authentication Status.

Authentication Status is returned from EFI\_GUIDED\_SECTION\_EXTRACTION\_PROTOCOL and the EFI\_PEI\_↔GUIDED\_SECTION\_EXTRACTION\_PPI

xx00 Image was not signed. xxx1 Platform security policy override. Assumes the same meaning as 0010 (the image was signed, the signature was tested, and the signature passed authentication test). 0010 Image was signed, the signature was tested, and the signature passed authentication test. 0110 Image was signed and the signature was not tested. 1010 Image was signed, the signature was tested, and the signature failed the authentication test.

Definition at line 84 of file PiMultiPhase.h.

### 13.13.2.3 #define PI\_ENCODE\_ERROR( a )(MAX\_BIT | (MAX\_BIT >> 2) | (a))

Error codes reserved for use by PI.

Supported 32-bit range is 0xa0000000-0xbfffffff. Supported 64-bit range is 0xa000000000000000-0xbfffffffffffffff.

Definition at line 61 of file PiMultiPhase.h.

### 13.13.2.4 #define PI\_ENCODE\_WARNING( a )((MAX\_BIT >> 2) | (a))

Success and warning codes reserved for use by PI.

Supported 32-bit range is 0x20000000-0x3fffffff. Supported 64-bit range is 0x2000000000000000-0x3fffffffffffffff.

Definition at line 54 of file PiMultiPhase.h.

## 13.13.3 Typedef Documentation

### 13.13.3.1 typedef VOID( \* EFI\_AP\_PROCEDURE) (IN OUT VOID \*Buffer)

The function prototype for invoking a function on an Application Processor.

This definition is used by the UEFI MP Serices Protocol, and the PI SMM System Table.

#### Parameters

<i>in, out</i>	<i>Buffer</i>	The pointer to private data buffer.
----------------	---------------	-------------------------------------

Definition at line 175 of file PiMultiPhase.h.

### 13.13.3.2 typedef EFI\_STATUS( \* EFI\_AP\_PROCEDURE2) (IN VOID \*ProcedureArgument)

The function prototype for invoking a function on an Application Processor.

This definition is used by the UEFI MM MP Serices Protocol.

#### Parameters

<i>in</i>	<i>Procedure↔Argument</i>	The pointer to private data buffer.
-----------	---------------------------	-------------------------------------

#### Return values

<i>EFI_SUCCESS</i>	Excutive the procedure successfully
--------------------	-------------------------------------

Definition at line 191 of file PiMultiPhase.h.

## 13.14 PsmiPolicyHob.h File Reference

PSMI Policy HOB.

### Classes

- struct [TRACE\\_INFO](#)  
*Trace Info.*
- struct [PSMI\\_POLICY\\_DATA\\_HOB](#)  
*PSMI policy.*

### 13.14.1 Detailed Description

PSMI Policy HOB.

#### Copyright

Copyright 2018 - 2021 Intel Corporation.


SPDX-License-Identifier: BSD-2-Clause-Patent

## 13.15 RasImcS3Data.h File Reference

RAS IMC S3 Data Load PPI.

```
#include <Uefi/UefiBaseType.h>
```

Include dependency graph for RasImcS3Data.h:



## Classes

- struct [\\_RAS\\_IMC\\_S3\\_DATA\\_PPI](#)  
*RAS IMC S3 Data PPI.*

## Typedefs

- typedef [EFI\\_STATUS](#)(\* [RAS\\_IMC\\_S3\\_DATA\\_PPI\\_GET\\_IMC\\_S3\\_RAS\\_DATA](#)) (IN CONST [RAS\\_IMC\\_S3\\_DATA\\_PPI](#) \*This, IN OUT UINT32 \*DataSize, OUT VOID \*Data)  
*Retrieves data for S3 saved memory RAS features from non-volatile storage.*

### 13.15.1 Detailed Description

RAS IMC S3 Data Load PPI.

#### Copyright

Copyright 2021 Intel Corporation.

SPDX-License-Identifier: BSD-2-Clause-Patent

### 13.15.2 Typedef Documentation

- 13.15.2.1 typedef [EFI\\_STATUS](#)( \* [RAS\\_IMC\\_S3\\_DATA\\_PPI\\_GET\\_IMC\\_S3\\_RAS\\_DATA](#)) (IN CONST [RAS\\_IMC\\_S3\\_DATA\\_PPI](#) \*This, IN OUT UINT32 \*DataSize, OUT VOID \*Data)

Retrieves data for S3 saved memory RAS features from non-volatile storage.

If the Data buffer is too small to hold the contents of the NVS data, the error [EFI\\_BUFFER\\_TOO\\_SMALL](#) is returned and DataSize is set to the required buffer size to obtain the data.

#### Parameters

in	<i>This</i>	A pointer to this instance of the <a href="#">RAS_IMC_S3_DATA_PPI</a> .
in, out	<i>DataSize</i>	On entry, points to the size in bytes of the Data buffer. On return, points to the size of the data returned in Data.
out	<i>Data</i>	Points to the buffer which will hold the returned data.

#### Return values

<a href="#">EFI_SUCCESS</a>	The NVS data was read successfully.
<a href="#">EFI_NOT_FOUND</a>	The NVS data does not exist.
<a href="#">EFI_BUFFER_TOO_SMALL</a>	The DataSize is too small for the NVS data. DataSize is updated with the size required for the NVS data.
<a href="#">EFI_INVALID_PARAMETER</a>	DataSize or Data is NULL.
<a href="#">EFI_DEVICE_ERROR</a>	The NVS data could not be retrieved because of a device error.
<a href="#">EFI_UNSUPPORTED</a>	This platform does not support the save/restore of S3 memory data

Definition at line 41 of file [RasImcS3Data.h](#).

## 13.16 RasRcPolicyPpi.h File Reference

RAS Policy PPI header file.



## Classes

- struct [RAS\\_RC\\_POLICY\\_PPI](#)  
*RAS policy being requested of RC.*

### 13.16.1 Detailed Description

RAS Policy PPI header file.

#### Copyright


Copyright 2018 - 2021 Intel Corporation.

SPDX-License-Identifier: BSD-2-Clause-Patent

## 13.17 SecurityPolicy.h File Reference

Provides data structure information used by ServerSecurity features in Mtkme etc.

#include <Uefi/UefiBaseType.h>  
Include dependency graph for SecurityPolicy.h:



## Classes

- struct [SECURITY\\_POLICY](#)  
*Security Policy.*

### 13.17.1 Detailed Description

Provides data structure information used by ServerSecurity features in Mtkme etc.

#### Copyright

Copyright 2018 - 2021 Intel Corporation.


SPDX-License-Identifier: BSD-2-Clause-Patent

## 13.18 UefiBaseType.h File Reference


Defines data types and constants introduced in UEFI.

```
#include <Base.h>
```

Include dependency graph for UefiBaseType.h:



This graph shows which files directly or indirectly include this file:



#### Classes

- struct [EFI\\_TIME](#)

*EFI Time Abstraction: Year: 1900 - 9999 Month: 1 - 12 Day: 1 - 31 Hour: 0 - 23 Minute: 0 - 59 Second: 0 - 59 Nanosecond: 0 - 999,999,999 TimeZone: -1440 to 1440 or 2047.*

- struct [EFI\\_MAC\\_ADDRESS](#)  
*32-byte buffer containing a network Media Access Control address.*
- union [EFI\\_IP\\_ADDRESS](#)  
*16-byte buffer aligned on a 4-byte boundary.*

## Macros

- #define [EFIERR\(\\_a\) ENCODE\\_ERROR\(\\_a\)](#)  
*Define macro to encode the status code.*
- #define [EFI\\_SIZE\\_TO\\_PAGES\(Size\) \(\(\(Size\) >> EFI\\_PAGE\\_SHIFT\) + \(\(\(Size\) & EFI\\_PAGE\\_MASK\) ? 1 : 0\)\)](#)  
*Macro that converts a size, in bytes, to a number of EFI\_PAGESs.*
- #define [EFI\\_PAGES\\_TO\\_SIZE\(Pages\) \(\(Pages\) << EFI\\_PAGE\\_SHIFT\)](#)  
*Macro that converts a number of EFI\_PAGES to a size in bytes.*
- #define [EFI\\_IMAGE\\_MACHINE\\_IA32](#) 0x014C  
*PE32+ Machine type for IA32 UEFI images.*
- #define [EFI\\_IMAGE\\_MACHINE\\_IA64](#) 0x0200  
*PE32+ Machine type for IA64 UEFI images.*
- #define [EFI\\_IMAGE\\_MACHINE\\_EBC](#) 0x0EBC  
*PE32+ Machine type for EBC UEFI images.*
- #define [EFI\\_IMAGE\\_MACHINE\\_X64](#) 0x8664  
*PE32+ Machine type for X64 UEFI images.*
- #define [EFI\\_IMAGE\\_MACHINE\\_ARMTHUMB\\_MIXED](#) 0x01C2  
*PE32+ Machine type for ARM mixed ARM and Thumb/Thumb2 images.*
- #define [EFI\\_IMAGE\\_MACHINE\\_AARCH64](#) 0xAA64  
*PE32+ Machine type for AARCH64 A64 images.*
- #define [EFI\\_IMAGE\\_MACHINE\\_RISCV32](#) 0x5032  
*PE32+ Machine type for RISC-V 32/64/128.*
- #define [EFI\\_SUCCESS](#) RETURN\_SUCCESS  
*Enumeration of EFI\_STATUS.*
- #define [EFI\\_NETWORK\\_UNREACHABLE](#) EFIERR(100)  
*ICMP error definitions.*
- #define [EFI\\_CONNECTION\\_FIN](#) EFIERR(104)  
*Tcp connection status definitions.*

## Typedefs

- typedef [GUID](#) [EFI\\_GUID](#)  
*128-bit buffer containing a unique identifier value.*
- typedef RETURN\_STATUS [EFI\\_STATUS](#)  
*Function return status for EFI API.*
- typedef VOID \* [EFI\\_HANDLE](#)  
*A collection of related interfaces.*
- typedef VOID \* [EFI\\_EVENT](#)  
*Handle to an event structure.*

- typedef UINTN [EFI\\_TPL](#)  
*Task priority level.*
- typedef UINT64 [EFI\\_LBA](#)  
*Logical block address.*
- typedef UINT64 [EFI\\_PHYSICAL\\_ADDRESS](#)  
*64-bit physical memory address.*
- typedef UINT64 [EFI\\_VIRTUAL\\_ADDRESS](#)  
*64-bit virtual memory address.*
- typedef [IPv4\\_ADDRESS](#) [EFI\\_IPv4\\_ADDRESS](#)  
*4-byte buffer.*
- typedef [IPv6\\_ADDRESS](#) [EFI\\_IPv6\\_ADDRESS](#)  
*16-byte buffer.*

### 13.18.1 Detailed Description

Defines data types and constants introduced in UEFI.

Copyright (c) 2006 - 2021, Intel Corporation. All rights reserved.

Portions copyright (c) 2011 - 2016, ARM Ltd. All rights reserved.

Copyright (c) 2020, Hewlett Packard Enterprise Development LP. All rights reserved.

SPDX-License-Identifier: BSD-2-Clause-Patent

### 13.18.2 Macro Definition Documentation

#### 13.18.2.1 #define EFI\_PAGES\_TO\_SIZE( *Pages* ) ((*Pages*) << EFI\_PAGE\_SHIFT)

Macro that converts a number of EFI\_PAGES to a size in bytes.

##### Parameters

<i>Pages</i>	The number of EFI_PAGES. This parameter is assumed to be type UINTN. Passing in a parameter that is larger than UINTN may produce unexpected results.
--------------	---

##### Returns

The number of bytes associated with the number of EFI\_PAGES specified by *Pages*.

Definition at line 212 of file UefiBaseType.h.

#### 13.18.2.2 #define EFI\_SIZE\_TO\_PAGES( *Size* ) (((*Size*) >> EFI\_PAGE\_SHIFT) + (((*Size*) & EFI\_PAGE\_MASK) ? 1 : 0))

Macro that converts a size, in bytes, to a number of EFI\_PAGESs.

##### Parameters

<i>Size</i>	A size in bytes. This parameter is assumed to be type UINTN. Passing in a parameter that is larger than UINTN may produce unexpected results.
-------------	---

##### Returns

The number of EFI\_PAGESs associated with the number of bytes specified by *Size*.

Definition at line 199 of file UefiBaseType.h.

### 13.18.3 Typedef Documentation

#### 13.18.3.1 typedef IPv4\_ADDRESS EFI\_IPv4\_ADDRESS

4-byte buffer.

An IPv4 internet protocol address.

Definition at line 85 of file UefiBaseType.h.

#### 13.18.3.2 typedef IPv6\_ADDRESS EFI\_IPv6\_ADDRESS

16-byte buffer.

An IPv6 internet protocol address.


Definition at line 90 of file UefiBaseType.h.

## 13.19 UpiPolicyPpi.h File Reference

Silicon Policy PPI is used for specifying platform related Intel silicon information and policy setting.

```
#include <Upi/KtiHost.h>
```

Include dependency graph for UpiPolicyPpi.h:



### Classes

- struct [\\_UPI\\_POLICY\\_PPI](#)

*UPI Policy Structure.*

### Macros

- #define [UPI\\_POLICY\\_PPI\\_REVISION](#) 0x1

*PPI revision information This PPI will be extended in a backwards compatible manner over time Added interfaces should be documented here with the revisions added Revision 1: Initial revision.*

### 13.19.1 Detailed Description

Silicon Policy PPI is used for specifying platform related Intel silicon information and policy setting.

This PPI is consumed by the silicon PEI modules and carried over to silicon DXE modules.

---

**Copyright**

Copyright 2017 - 2021 Intel Corporation.

SPDX-License-Identifier: BSD-2-Clause-Patent

---

# Index

- [\\_BASE\\_INT\\_SIZE\\_OF](#)
    - [Base.h, 194](#)
  - [\\_EFI\\_PEI\\_MP\\_SERVICES\\_PPI, 33](#)
  - [\\_INT\\_SIZE\\_OF](#)
    - [Base.h, 194](#)
  - [\\_LIST\\_ENTRY, 33](#)
  - [\\_MEMORY\\_POLICY\\_PPI, 34](#)
  - [\\_PCH\\_POLICY, 35](#)
    - [IoApicConfig, 38](#)
    - [Revision, 38](#)
    - [SataConfig, 43](#)
    - [TempMemBaseAddr, 43](#)
    - [TempPciBusMin, 43](#)
  - [\\_RAS\\_IMC\\_S3\\_DATA\\_PPI, 43](#)
  - [\\_UPI\\_POLICY\\_PPI, 44](#)
    - [Revision, 44](#)
- [ABS](#)
  - [Base.h, 194](#)
- [ADRDatSaveMode](#)
  - [memSetup, 103](#)
- [ADREn](#)
  - [memSetup, 103](#)
- [ALIGN\\_POINTER](#)
  - [Base.h, 194](#)
- [ALIGN\\_VALUE](#)
  - [Base.h, 195](#)
- [ALIGN\\_VARIABLE](#)
  - [Base.h, 195](#)
- [ALL\\_LANES\\_EPARAM\\_LINK\\_INFO, 45](#)
- [ANALYZER\\_NORETURN](#)
  - [Base.h, 195](#)
- [ANALYZER\\_UNREACHABLE](#)
  - [Base.h, 195](#)
- [ARRAY\\_SIZE](#)
  - [Base.h, 195](#)
- [AdvMemTestCondPause](#)
  - [memSetup, 103](#)
- [AdvMemTestCondTrefi](#)
  - [memSetup, 103](#)
- [AdvMemTestCondTwr](#)
  - [memSetup, 103](#)
- [AdvMemTestRankData, 45](#)
- [AdvMemTestRankListNumEntries](#)
  - [memSetup, 103](#)
- [AdvMemTestResetList](#)
  - [memSetup, 103](#)
- [AepNotSupportedException](#)
  - [memSetup, 104](#)
- [AllowNoLtrIccPIIShutdown](#)
  - [PCH\\_PCIE\\_CONFIG, 149](#)
- [ApdEn](#)
  - [memSetup, 104](#)
- [AppDirectMemoryHole](#)
  - [memSetup, 104](#)
- [BASE\\_ARG](#)
  - [Base.h, 197](#)
- [BASE\\_CR](#)
  - [Base.h, 197](#)
- [BASE\\_LIST](#)
  - [Base.h, 203](#)
- [Base.h, 189](#)
  - [\\_BASE\\_INT\\_SIZE\\_OF, 194](#)
  - [\\_INT\\_SIZE\\_OF, 194](#)
  - [ABS, 194](#)
  - [ALIGN\\_POINTER, 194](#)
  - [ALIGN\\_VALUE, 195](#)
  - [ALIGN\\_VARIABLE, 195](#)
  - [ANALYZER\\_NORETURN, 195](#)
  - [ANALYZER\\_UNREACHABLE, 195](#)
  - [ARRAY\\_SIZE, 195](#)
  - [BASE\\_ARG, 197](#)
  - [BASE\\_CR, 197](#)
  - [BASE\\_LIST, 203](#)
  - [ENCODE\\_ERROR, 197](#)
  - [ENCODE\\_WARNING, 198](#)
  - [FALSE, 198](#)
  - [MAX, 198](#)
  - [MIN, 198](#)
  - [NORETURN, 199](#)
  - [OFFSET\\_OF, 199](#)
  - [RETURN\\_ADDRESS, 199](#)
  - [RETURN\\_BUFFER\\_TOO\\_SMALL, 199](#)
  - [RETURN\\_ERROR, 199](#)
  - [RETURNS\\_TWICE, 200](#)
  - [SIGNATURE\\_16, 200](#)
  - [SIGNATURE\\_32, 200](#)
  - [SIGNATURE\\_64, 200](#)
  - [STATIC\\_ASSERT, 201](#)
  - [TRUE, 201](#)
  - [UNREACHABLE, 201](#)
  - [VA\\_ARG, 201](#)
  - [VA\\_COPY, 202](#)
  - [VA\\_END, 202](#)
  - [VA\\_LIST, 203](#)
  - [VA\\_START, 202](#)
- [BaseAddress](#)
  - [EFI\\_HOB\\_UEFI\\_CAPSULE, 68](#)
- [BifurcationPcie0](#)

- FSPS\_CONFIG, 86
- BifurcationPcie1
  - FSPS\_CONFIG, 86
- BiosInterface
  - PCH\_LOCK\_DOWN\_CONFIG, 143
- BiosLock
  - PCH\_LOCK\_DOWN\_CONFIG, 143
- Blockgnt2cmd1cyc
  - memSetup, 104
- BoardTypeBitmask
  - FSPM\_CONFIG, 76
  - KTI\_HOST\_IN, 93
- BusRatio
  - FSPM\_CONFIG, 76
  - KTI\_HOST\_IN, 94
- CFRImagePtr
  - KTI\_HOST\_IN, 94
- CPU\_POLICY\_HOB, 48
  - flexRatioNext, 50
- CacheMemType
  - memSetup, 104
- CapsuleResetType
  - PCH\_PM\_CONFIG, 157
- chInter
  - memSetup, 105
- check\_platform\_detect
  - memSetup, 105
- check\_pm\_sts
  - memSetup, 105
- CkMode
  - memSetup, 106
- CkeldleTimer
  - memSetup, 105
- CkeProgramming
  - memSetup, 105
- ckeThrottling
  - memSetup, 105
- ClkReqDetect
  - PCH\_PCIE\_ROOT\_PORT\_CONFIG, 154
- ClkReqNumber
  - PCH\_PCIE\_ROOT\_PORT\_CONFIG, 154
- cmdSetupPercentOffset
  - memSetup, 106
- CmilnitOption
  - memSetup, 106
- CmsEnableDramPm
  - memSetup, 106
- ColdResetRequestEnd
  - KTI\_HOST\_IN, 94
- ColdResetRequestStart
  - KTI\_HOST\_IN, 94
- commonSetup, 46
  - ddrtXactor, 47
  - debugJumper, 47
  - maxAddrMem, 47
  - options, 47
  - serialDebugMsgLvl, 47
  - SocketConfig, 48
- ComplianceTestMode
  - PCH\_PCIE\_CONFIG, 149
- CpuPolicyHob.h, 203
- CpuStart
  - EFI\_MMRAM\_DESCRIPTOR, 70
- CrashLogClear
  - RAS\_RC\_POLICY\_PPI, 181
- CrashLogReArm
  - RAS\_RC\_POLICY\_PPI, 181
- Crid
  - PCH\_GENERAL\_CONFIG, 132
- D2KCreditConfig
  - FSPM\_CONFIG, 77
- DMI\_HW\_WIDTH\_CONTROL, 52
- DXE\_ERROR
  - PiMultiPhase.h, 223
- DataBufferDfe
  - memSetup, 106
- DataDIIOff
  - memSetup, 107
- DciAutoDetect
  - PCH\_DCI\_CONFIG, 129
- DciEn
  - PCH\_DCI\_CONFIG, 129
- DcpmmAveragePowerLimit
  - memSetup, 107
- DcpmmAveragePowerTimeConstant
  - memSetup, 107
- DcpmmMbbAveragePowerTimeConstant
  - memSetup, 107
- DcpmmMbbFeature
  - memSetup, 107
- DcpmmMbbMaxPowerLimit
  - memSetup, 108
- DdrCacheSize
  - memSetup, 108
- ddrChannelSetup, 50
- ddrDimmSetup, 51
- ddrFreqLimit
  - memSetup, 108
- ddrSocketSetup, 51
- DdrtCkeEn
  - memSetup, 108
- DdrtQosMode
  - FSPM\_CONFIG, 77
- ddrtXactor
  - commonSetup, 47
- DeEmphasis
  - FSPM\_CONFIG, 77
- debugJumper
  - commonSetup, 47
- DebugPrintLevel
  - FSPM\_CONFIG, 77
- Degrade4SPreference
  - FSPM\_CONFIG, 77
- DegradePrecedence
  - FSPM\_CONFIG, 77
- DetectTimeoutMs



- PCH\_PCIE\_CONFIG, 149
- DeviceResetDelay
  - PCH\_RST\_PCIE\_STORAGE\_CONFIG, 161
- DeviceResetPad
  - PCH\_PCIE\_ROOT\_PORT\_CONFIG, 154
- DfxDnTxPreset
  - FSPM\_CONFIG, 77
- DfxRxPreset
  - FSPM\_CONFIG, 78
- DfxUpTxPreset
  - FSPM\_CONFIG, 78
- dimmTypeSupport
  - memSetup, 108
- DisableComplianceMode
  - PCH\_USB\_CONFIG, 174
- DisableDirForAppDirect
  - memSetup, 108
- DisableDsxAcpresentPulldown
  - PCH\_PM\_CONFIG, 157
- DisableEnergyReport
  - PCH\_PM\_CONFIG, 157
- DisableNativePowerButton
  - PCH\_PM\_CONFIG, 157
- DisableRootPortClockGating
  - PCH\_PCIE\_CONFIG, 149
- Disddrtopprd
  - memSetup, 109
- DmiAspm
  - PCH\_DMI\_CONFIG, 130
- DramRaplEnable
  - memSetup, 109
- dramraplRefreshBase
  - memSetup, 109
- DspEndpointDmic
  - PCH\_HDAUDIO\_CONFIG, 133
- DspPpModuleMask
  - PCH\_HDAUDIO\_CONFIG, 133
- EFI\_AP\_PROCEDURE
  - PiMultiPhase.h, 224
- EFI\_AP\_PROCEDURE2
  - PiMultiPhase.h, 224
- EFI\_AUTH\_STATUS\_PLATFORM\_OVERRIDE
  - PiMultiPhase.h, 223
- EFI\_HOB\_CPU, 53
  - Header, 53
- EFI\_HOB\_FIRMWARE\_VOLUME, 54
  - Header, 54
- EFI\_HOB\_FIRMWARE\_VOLUME2, 54
  - Header, 55
- EFI\_HOB\_FIRMWARE\_VOLUME3, 56
  - ExtractedFv, 56
  - FileName, 56
  - FvName, 57
  - Header, 57
- EFI\_HOB\_GENERIC\_HEADER, 57
- EFI\_HOB\_GUID\_TYPE, 58
  - Header, 58
- EFI\_HOB\_HANDOFF\_INFO\_TABLE, 58
- EfiMemoryTop, 59
  - Header, 59
  - Version, 60
- EFI\_HOB\_MEMORY\_ALLOCATION, 60
  - Header, 61
- EFI\_HOB\_MEMORY\_ALLOCATION\_BSP\_STORE, 61
  - Header, 62
- EFI\_HOB\_MEMORY\_ALLOCATION\_HEADER, 62
  - MemoryBaseAddress, 63
  - MemoryType, 63
  - Name, 63
- EFI\_HOB\_MEMORY\_ALLOCATION\_MODULE, 63
  - Header, 64
- EFI\_HOB\_MEMORY\_ALLOCATION\_STACK, 64
  - Header, 65
- EFI\_HOB\_MEMORY\_POOL, 65
  - Header, 66
- EFI\_HOB\_RESOURCE\_DESCRIPTOR, 66
  - Header, 67
  - Owner, 67
- EFI\_HOB\_UEFI\_CAPSULE, 68
  - BaseAddress, 68
- EFI\_IP\_ADDRESS, 69
- EFI\_IPv4\_ADDRESS
  - UefiBaseType.h, 231
- EFI\_IPv6\_ADDRESS
  - UefiBaseType.h, 231
- EFI\_MAC\_ADDRESS, 69
- EFI\_MMRAM\_DESCRIPTOR, 70
  - CpuStart, 70
  - PhysicalStart, 70
  - RegionState, 70
- EFI\_PAGES\_TO\_SIZE
  - UefiBaseType.h, 230
- EFI\_PEI\_HOB\_POINTERS, 71
- EFI\_PEI\_MP\_SERVICES\_ENABLEDISABLEAP
  - MpServices.h, 212
- EFI\_PEI\_MP\_SERVICES\_GET\_NUMBER\_OF\_PROCESSORS
  - MpServices.h, 213
- EFI\_PEI\_MP\_SERVICES\_GET\_PROCESSOR\_INFO
  - MpServices.h, 213
- EFI\_PEI\_MP\_SERVICES\_STARTUP\_ALL\_APS
  - MpServices.h, 214
- EFI\_PEI\_MP\_SERVICES\_STARTUP\_THIS\_AP
  - MpServices.h, 214
- EFI\_PEI\_MP\_SERVICES\_SWITCH\_BSP
  - MpServices.h, 215
- EFI\_PEI\_MP\_SERVICES\_WHOAMI
  - MpServices.h, 216
- EFI\_SIZE\_TO\_PAGES
  - UefiBaseType.h, 230
- EFI\_TIME, 71
- ENCODE\_ERROR
  - Base.h, 197
- ENCODE\_WARNING
  - Base.h, 198
- eSATASpeedLimit

- PCH\_SATA\_CONFIG, 162
- EfiMemoryTop
  - EFI\_HOB\_HANDOFF\_INFO\_TABLE, 59
- EliminateDirectoryInFarMemory
  - memSetup, 109
- Enable
  - PCH\_HDAUDIO\_CONFIG, 133
  - PCH\_HPET\_CONFIG, 134
  - PCH\_LAN\_CONFIG, 142
  - PCH\_MEMORY\_THROTTLING, 146
  - PCH\_RST\_PCIE\_STORAGE\_CONFIG, 161
  - PCH\_SATA\_CONFIG, 162
  - PCH\_SATA\_PORT\_CONFIG, 164
  - PCH\_SMBUS\_CONFIG, 167
  - PCH\_XDCI\_CONFIG, 177
- EnableGbE
  - FSPS\_CONFIG, 86
- EnablePeerMemoryWrite
  - PCH\_PCIE\_CONFIG, 149
- EnablePort8xhDecode
  - PCH\_PCIE\_CONFIG, 150
- enforcePOR
  - memSetup, 110
- EnforcePopulationPor
  - memSetup, 109
- EnhancePort8xhDecoding
  - PCH\_LPC\_CONFIG, 145
- EqPh3LaneParam
  - PCH\_PCIE\_CONFIG, 150
- ExtendedADDDCEn
  - memSetup, 110
- ExtendedType17
  - memSetup, 110
- ExtractedFv
  - EFI\_HOB\_FIRMWARE\_VOLUME3, 56
- FALSE
  - Base.h, 198
- FSPM\_CONFIG, 72
  - BoardTypeBitmask, 76
  - BusRatio, 76
  - D2KCredatConfig, 77
  - DdrtQosMode, 77
  - DeEmphasis, 77
  - DebugPrintLevel, 77
  - Degrade4SPreference, 77
  - DegradePrecedence, 77
  - DfxDnTxPreset, 77
  - DfxRxPreset, 78
  - DfxUpTxPreset, 78
  - IIOpcieMaxPayload, 78
  - IIOpciePortLinkSpeed, 78
  - IoDcMode, 78
  - IrqThreshold, 78
  - IsKtiNvramDataReady, 78
  - KtiCpuSktHotPlugTopology, 78
  - KtiCrcMode, 79
  - KtiFailoverEn, 79
  - KtiLinkL1En, 79
  - KtiLinkSpeed, 79
  - KtiLinkSpeedMode, 79
  - LegacyVgaSoc, 79
  - LegacyVgaStack, 80
  - MbeBwCal, 80
  - mmCfgBase, 80
  - mmCfgSize, 80
  - mmiohBase, 80
  - mmiohSize, 80
  - NtbBarSizeEmBarSZ1, 80
  - NtbBarSizeEmBarSZ2, 80
  - NtbBarSizeEmBarSZ2\_0, 81
  - NtbBarSizeEmBarSZ2\_1, 81
  - NtbBarSizeImBar1, 81
  - NtbBarSizeImBar2, 81
  - NtbBarSizeImBar2\_0, 81
  - NtbBarSizeImBar2\_1, 81
  - NtbPpd, 81
  - NtbXlinkCtlOverride, 82
  - PchPciePIISsc, 82
  - PchSirqMode, 82
  - PcieCommonClock, 82
  - SerialIoUartDebugEnabled, 82
  - SerialIoUartDebugIoBase, 82
  - SnoopAllCores, 82
  - SnoopThrottleConfig, 82
  - SplitLock, 83
  - StaleAtoSOptEn, 83
  - ThermalDeviceEnable, 83
  - TorThresLoctoremEmpty, 83
  - TorThresLoctoremNorm, 83
  - TscSyncEn, 83
  - UmaClustering, 83
  - WaitTimeForPSBP, 84
  - XptPrefetchEn, 84
- FSPM\_UPD, 84
- FSPS\_CONFIG, 85
  - BifurcationPcie0, 86
  - BifurcationPcie1, 86
  - EnableGbE, 86
- FSPS\_UPD, 86
- FSPT\_CONFIG, 87
- FSPT\_CORE\_UPD, 88
- FSPT\_UPD, 88
- FastGoConfig
  - memSetup, 110
- FileName
  - EFI\_HOB\_FIRMWARE\_VOLUME3, 56
- flexRatioNext
  - CPU\_POLICY\_HOB, 50
- ForcePxclnit
  - memSetup, 111
- FspFixedPcds.h, 204
- FspUpd.h, 208
- FspmUpd.h, 204
- FspsUpd.h, 206
- FsptUpd.h, 207

- FvName
    - EFI\_HOB\_FIRMWARE\_VOLUME3, [57](#)
  - GUID, [89](#)
  - Gen3EqPh3Method
    - PCH\_PCIE\_ROOT\_PORT\_CONFIG, [154](#)
  - GlobalSmi
    - PCH\_LOCK\_DOWN\_CONFIG, [143](#)
  - Gp27WakeFromDeepSx
    - PCH\_WAKE\_CONFIG, [175](#)
  - GpioLockDown
    - PCH\_LOCK\_DOWN\_CONFIG, [144](#)
  - Header
    - EFI\_HOB\_CPU, [53](#)
    - EFI\_HOB\_FIRMWARE\_VOLUME, [54](#)
    - EFI\_HOB\_FIRMWARE\_VOLUME2, [55](#)
    - EFI\_HOB\_FIRMWARE\_VOLUME3, [57](#)
    - EFI\_HOB\_GUID\_TYPE, [58](#)
    - EFI\_HOB\_HANDOFF\_INFO\_TABLE, [59](#)
    - EFI\_HOB\_MEMORY\_ALLOCATION, [61](#)
    - EFI\_HOB\_MEMORY\_ALLOCATION\_BSP\_STORE, [62](#)
    - EFI\_HOB\_MEMORY\_ALLOCATION\_MODULE, [64](#)
    - EFI\_HOB\_MEMORY\_ALLOCATION\_STACK, [65](#)
    - EFI\_HOB\_MEMORY\_POOL, [66](#)
    - EFI\_HOB\_RESOURCE\_DESCRIPTOR, [67](#)
  - highGap
    - KTI\_HOST\_IN, [94](#)
  - HsioRxEqBoostMagAd
    - PCH\_SATA\_PORT\_CONFIG, [164](#)
  - HsioRxEqBoostMagAdEnable
    - PCH\_SATA\_PORT\_CONFIG, [164](#)
  - HsioRxSetCtle
    - PCH\_PCIE\_ROOT\_PORT\_CONFIG, [154](#)
  - HsioRxSetCtleEnable
    - PCH\_PCIE\_ROOT\_PORT\_CONFIG, [154](#)
  - HsioTxGen1DownscaleAmp
    - PCH\_SATA\_PORT\_CONFIG, [164](#)
  - HsioTxGen1DownscaleAmpEnable
    - PCH\_SATA\_PORT\_CONFIG, [164](#)
  - HsioTxGen2DownscaleAmp
    - PCH\_SATA\_PORT\_CONFIG, [164](#)
  - HsioTxGen2DownscaleAmpEnable
    - PCH\_SATA\_PORT\_CONFIG, [164](#)
  - IIOPcieMaxPayload
    - FSPM\_CONFIG, [78](#)
  - IIOPciePortLinkSpeed
    - FSPM\_CONFIG, [78](#)
  - IPv4\_ADDRESS, [90](#)
  - IPv6\_ADDRESS, [90](#)
  - imcBclk
    - memSetup, [111](#)
  - IoApicConfig
    - \_PCH\_POLICY, [38](#)
  - IoDcMode
    - FSPM\_CONFIG, [78](#)
  - IrqThreshold
    - FSPM\_CONFIG, [78](#)
  - IsKtiNvramDataReady
    - FSPM\_CONFIG, [78](#)
  - KTI\_HOST\_IN, [90](#)
    - BoardTypeBitmask, [93](#)
    - BusRatio, [94](#)
    - CFRImagePtr, [94](#)
    - ColdResetRequestEnd, [94](#)
    - ColdResetRequestStart, [94](#)
    - highGap, [94](#)
    - lowGap, [94](#)
    - OemCheckCpuPartsChangeSwap, [95](#)
    - OemGetAdaptedEqSettings, [95](#)
    - SplitLock, [95](#)
  - KtiCpuSktHotPlugTopology
    - FSPM\_CONFIG, [78](#)
  - KtiCrcMode
    - FSPM\_CONFIG, [79](#)
  - KtiFailoverEn
    - FSPM\_CONFIG, [79](#)
  - KtiHost.h, [209](#)
  - KtiLinkL0pEn
    - FSPM\_CONFIG, [79](#)
  - KtiLinkL1En
    - FSPM\_CONFIG, [79](#)
  - KtiLinkSpeed
    - FSPM\_CONFIG, [79](#)
  - KtiLinkSpeedMode
    - FSPM\_CONFIG, [79](#)
  - LatchSystemShutdownState
    - memSetup, [111](#)
  - LegacyADRMdModeEn
    - memSetup, [111](#)
  - LegacyVgaSoc
    - FSPM\_CONFIG, [79](#)
  - LegacyVgaStack
    - FSPM\_CONFIG, [80](#)
  - lowGap
    - KTI\_HOST\_IN, [94](#)
  - LsxImplementation
    - memSetup, [112](#)
  - MAX
    - Base.h, [198](#)
  - MIN
    - Base.h, [198](#)
  - maxAddrMem
    - commonSetup, [47](#)
  - MbeBwCal
    - FSPM\_CONFIG, [80](#)
  - MdIIOffEn
    - memSetup, [112](#)
  - memFlows
    - memSetup, [112](#)
  - memFlowsExt
    - memSetup, [113](#)
-

- MemHotOutputAssertThreshold
    - memSetup, 113
  - memSetup, 95
    - ADRDDataSaveMode, 103
    - ADREn, 103
    - AdvMemTestCondPause, 103
    - AdvMemTestCondTrefi, 103
    - AdvMemTestCondTwr, 103
    - AdvMemTestRankListNumEntries, 103
    - AdvMemTestResetList, 103
    - AepNotSupportedException, 104
    - ApdEn, 104
    - AppDirectMemoryHole, 104
    - Blockgnt2cmd1cyc, 104
    - CacheMemType, 104
    - chInter, 105
    - check\_platform\_detect, 105
    - check\_pm\_sts, 105
    - CkMode, 106
    - CkIdleTimer, 105
    - CkeProgramming, 105
    - ckeThrottling, 105
    - cmdSetupPercentOffset, 106
    - CmiInitOption, 106
    - CmsEnableDramPm, 106
    - DataBufferDfe, 106
    - DataDIIOff, 107
    - DcpmmAveragePowerLimit, 107
    - DcpmmAveragePowerTimeConstant, 107
    - DcpmmMbbAveragePowerTimeConstant, 107
    - DcpmmMbbFeature, 107
    - DcpmmMbbMaxPowerLimit, 108
    - DdrCacheSize, 108
    - ddrFreqLimit, 108
    - DdrTckeEn, 108
    - dimmTypeSupport, 108
    - DisableDirForAppDirect, 108
    - Disddrtopprd, 109
    - DramRaplEnable, 109
    - dramraplRefreshBase, 109
    - EliminateDirectoryInFarMemory, 109
    - enforcePOR, 110
    - EnforcePopulationPor, 109
    - ExtendedADDDCEn, 110
    - ExtendedType17, 110
    - FastGoConfig, 110
    - ForcePxclnit, 111
    - imcBclk, 111
    - LatchSystemShutdownState, 111
    - LegacyADRMdEn, 111
    - LsxImplementation, 112
    - MdIIOffEn, 112
    - memFlows, 112
    - memFlowsExt, 113
    - MemHotOutputAssertThreshold, 113
    - MemoryConnectorType, 114
    - MemoryTopology, 114
    - MinNormalMemSize, 114
    - NfitPublishMailboxStructsDisable, 114
    - normOpplntvl, 114
    - NvDimmEnergyPolicy, 114
    - NvdimmSmbusMaxAccessTime, 115
    - NvdimmSmbusReleaseDelay, 115
    - NvmMediaStatusException, 115
    - NvmQos, 116
    - NvmdimmPerfConfig, 115
    - NvmdimmPowerCyclePolicy, 115
    - olttPeakBWLIMITPercent, 116
    - OppSrefEn, 116
    - options, 116
    - optionsExt, 117
    - optionsNgn, 118
    - PanicWm, 118
    - partialMirrorUEFI, 119
    - partialmirrorpercent, 118
    - partialmirrorsad0, 119
    - partialmirrorssts, 119
    - patrolScrubAddrMode, 119
    - PdaModeX16, 119
    - PeriodicRcomp, 120
    - PeriodicRcompInterval, 120
    - PkgcSrefEn, 120
    - PpdEn, 120
    - pprAddrSetup, 120
    - pprType, 121
    - readPreamble, 121
    - RxDfeEn, 121
    - setSecureEraseAllDIMMs, 121
    - setSecureEraseSktCh, 122
    - smartTestKey, 122
    - spareErrTh, 122
    - SpdPrintEn, 122
    - SpdPrintLength, 122
    - SpdSmbSpeed, 123
    - SrefProgramming, 123
    - TempRefreshOption, 123
    - thermalThrottlingOptions, 123
    - ThrottlingMidOnTempLo, 123
    - TrainingCompOptions, 124
    - trainingResultOffsetFunctionEnable, 124
    - TxRiseFallSlewRate, 124
    - UseSmbusForMrwEarly, 124
    - VirtualNumaEnable, 124
    - volMemMode, 125
    - writePreamble, 125
  - memTiming, 125
    - nCL, 126
    - nCMDRate, 126
    - nFAW, 126
    - nRAS, 127
    - nRC, 127
    - nRCD, 127
    - nRFC, 127
    - nRP, 127
    - nRRD, 127
    - nRTP, 128
-

- nWR, 128
- nWTR, 128
- MemoryBaseAddress
  - EFI\_HOB\_MEMORY\_ALLOCATION\_HEADER, 63
- MemoryConnectorType
  - memSetup, 114
- MemoryPolicyPpi.h, 210
- MemoryTopology
  - memSetup, 114
- MemoryType
  - EFI\_HOB\_MEMORY\_ALLOCATION\_HEADER, 63
- MinNormalMemSize
  - memSetup, 114
- mmCfgBase
  - FSPM\_CONFIG, 80
- mmCfgSize
  - FSPM\_CONFIG, 80
- mmiohBase
  - FSPM\_CONFIG, 80
- mmiohSize
  - FSPM\_CONFIG, 80
- MpServices.h, 211
  - EFI\_PEI\_MP\_SERVICES\_ENABLEDISABLEAP, 212
  - EFI\_PEI\_MP\_SERVICES\_GET\_NUMBER\_OF\_PROCESSORS, 213
  - EFI\_PEI\_MP\_SERVICES\_GET\_PROCESSOR\_INFO, 213
  - EFI\_PEI\_MP\_SERVICES\_STARTUP\_ALL\_APS, 214
  - EFI\_PEI\_MP\_SERVICES\_STARTUP\_THIS\_AP, 214
  - EFI\_PEI\_MP\_SERVICES\_SWITCH\_BSP, 215
  - EFI\_PEI\_MP\_SERVICES\_WHOAMI, 216
- nCL
  - memTiming, 126
- nCMDRate
  - memTiming, 126
- nFAW
  - memTiming, 126
- NORETURN
  - Base.h, 199
- nRAS
  - memTiming, 127
- nRC
  - memTiming, 127
- nRCD
  - memTiming, 127
- nRFC
  - memTiming, 127
- nRP
  - memTiming, 127
- nRRD
  - memTiming, 127
- nRTP
  - memTiming, 128
- nWR
  - memTiming, 128
- nWTR
  - memTiming, 128
- Name
  - EFI\_HOB\_MEMORY\_ALLOCATION\_HEADER, 63
- NfitPublishMailboxStructsDisable
  - memSetup, 114
- normOppIntvl
  - memSetup, 114
- NtbBarSizeEmBarSZ1
  - FSPM\_CONFIG, 80
- NtbBarSizeEmBarSZ2
  - FSPM\_CONFIG, 80
- NtbBarSizeEmBarSZ2\_0
  - FSPM\_CONFIG, 81
- NtbBarSizeEmBarSZ2\_1
  - FSPM\_CONFIG, 81
- NtbBarSizeImBar1
  - FSPM\_CONFIG, 81
- NtbBarSizeImBar2
  - FSPM\_CONFIG, 81
- NtbBarSizeImBar2\_0
  - FSPM\_CONFIG, 81
- NtbBarSizeImBar2\_1
  - FSPM\_CONFIG, 81
- NtbPpd
  - FSPM\_CONFIG, 81
- NtbXlinkCtlOverride
  - FSPM\_CONFIG, 82
- NvDimmEnergyPolicy
  - memSetup, 114
- NvdimmSmbusMaxAccessTime
  - memSetup, 115
- NvdimmSmbusReleaseDelay
  - memSetup, 115
- NvmMediaStatusException
  - memSetup, 115
- NvmQos
  - memSetup, 116
- NvmdimmPerfConfig
  - memSetup, 115
- NvmdimmPowerCyclePolicy
  - memSetup, 115
- OFFSET\_OF
  - Base.h, 199
- OemCheckCpuPartsChangeSwap
  - KTI\_HOST\_IN, 95
- OemGetAdaptedEqSettings
  - KTI\_HOST\_IN, 95
- oltPeakBWLIMITPercent
  - memSetup, 116
- OppSrefEn
  - memSetup, 116
- options
  - commonSetup, 47
  - memSetup, 116

- optionsExt
  - memSetup, 117
- optionsNgn
  - memSetup, 118
- OverCurrentPin
  - PCH\_USB20\_PORT\_CONFIG, 172
  - PCH\_USB30\_PORT\_CONFIG, 173
- Owner
  - EFI\_HOB\_RESOURCE\_DESCRIPTOR, 67
- P2SbReveal
  - PCH\_P2SB\_CONFIG, 147
- PCH\_DCI\_CONFIG, 128
  - DciAutoDetect, 129
  - DciEn, 129
- PCH\_DEVICE\_INTERRUPT\_CONFIG, 129
- PCH\_DMI\_CONFIG, 129
  - DmiAspm, 130
- PCH\_FLASH\_PROTECTION\_CONFIG, 130
- PCH\_GBL2HOST\_EN, 131
- PCH\_GENERAL\_CONFIG, 131
  - Crid, 132
  - SubSystemVendorId, 132
- PCH\_HDAUDIO\_CONFIG, 132
  - DspEndpointDmic, 133
  - DspPpModuleMask, 133
  - Enable, 133
- PCH\_HDAUDIO\_IO\_BUFFER\_OWNERSHIP
  - PchPolicyCommon.h, 219
- PCH\_HPET\_CONFIG, 134
  - Enable, 134
- PCH\_HSIO\_PCIE\_CONFIG, 134
- PCH\_HSIO\_PCIE\_LANE\_CONFIG, 135
  - RsvdBits2, 137
  - RsvdBits3, 137
- PCH\_HSIO\_PCIE\_WM20\_CONFIG, 137
- PCH\_HSIO\_SATA\_CONFIG, 138
- PCH\_HSIO\_SATA\_PORT\_LANE, 138
- PCH\_INT\_PIN
  - PchPolicyCommon.h, 219
- PCH\_INTERRUPT\_CONFIG, 140
- PCH\_IOAPIC\_CONFIG, 141
- PCH\_LAN\_CONFIG, 142
  - Enable, 142
- PCH\_LOCK\_DOWN\_CONFIG, 142
  - BiosInterface, 143
  - BiosLock, 143
  - GlobalSmi, 143
  - GpioLockDown, 144
  - RtcLock, 144
  - SpiEiss, 144
  - TcoLock, 144
- PCH\_LPC\_CONFIG, 144
  - EnhancePort8xhDecoding, 145
- PCH\_LPC\_SIRQ\_CONFIG, 145
- PCH\_MEMORY\_THROTTLING, 146
  - Enable, 146
  - TsGpioPinSetting, 146
- PCH\_P2SB\_CONFIG, 147
  - P2SbReveal, 147
  - PsfUnlock, 147
  - SbiUnlock, 147
- PCH\_PCIE\_CONFIG, 147
  - AllowNoLtrLccPllShutdown, 149
  - ComplianceTestMode, 149
  - DetectTimeoutMs, 149
  - DisableRootPortClockGating, 149
  - EnablePeerMemoryWrite, 149
  - EnablePort8xhDecode, 150
  - EqPh3LaneParam, 150
  - RpFunctionSwap, 150
- PCH\_PCIE\_CONFIG2, 150
- PCH\_PCIE\_EQ\_LANE\_PARAM, 151
- PCH\_PCIE\_EQ\_METHOD
  - PchPolicyCommon.h, 220
- PCH\_PCIE\_ROOT\_PORT\_CONFIG, 152
  - ClkReqDetect, 154
  - ClkReqNumber, 154
  - DeviceResetPad, 154
  - Gen3EqPh3Method, 154
  - HsioRxSetCtle, 154
  - HsioRxSetCtleEnable, 154
  - PcieSpeed, 155
  - SlotImplemented, 155
- PCH\_PM\_CONFIG, 155
  - CapsuleResetType, 157
  - DisableDsxAcPresentPulldown, 157
  - DisableEnergyReport, 157
  - DisableNativePowerButton, 157
  - PchPwrCycDur, 157
  - PciClockRun, 157
  - PciePllSsc, 158
  - PmcReadDisable, 158
  - PowerResetStatusClear, 158
  - PwrBtnOverridePeriod, 158
  - RsvdBits0, 158
  - SlpLanLowDc, 158
  - SlpS0Enable, 158
- PCH\_PORT61H\_SMM\_CONFIG, 159
- PCH\_POWER\_RESET\_STATUS, 159
- PCH\_RESERVED\_PAGE\_ROUTE
  - PchPolicyCommon.h, 220
- PCH\_RST\_PCIE\_STORAGE\_CONFIG, 160
  - DeviceResetDelay, 161
  - Enable, 161
  - RstPcieStoragePort, 161
- PCH\_SATA\_CONFIG, 161
  - eSATA SpeedLimit, 162
  - Enable, 162
  - SataMode, 162
- PCH\_SATA\_PORT\_CONFIG, 163
  - Enable, 164
  - HsioRxEqBoostMagAd, 164
  - HsioRxEqBoostMagAdEnable, 164
  - HsioTxGen1DownscaleAmp, 164
  - HsioTxGen1DownscaleAmpEnable, 164
  - HsioTxGen2DownscaleAmp, 164

- HsioTxGen2DownscaleAmpEnable, 164
- ZpOdd, 164
- PCH\_SATA\_RST\_CONFIG, 165
- PCH\_SKYCAM\_CIO2\_FLS\_CONFIG, 166
- PCH\_SLP\_S4\_MIN\_ASSERT
  - PchPolicyCommon.h, 220
- PCH\_SMBUS\_CONFIG, 167
  - Enable, 167
- PCH\_SPI\_CONFIG, 168
  - ShowSpiController, 168
- PCH\_SSIC\_CONFIG, 168
- PCH\_THERMAL\_CONFIG, 169
  - PchHotLevel, 170
  - ThermalDeviceEnable, 170
  - ThermalThrottling, 170
- PCH\_THERMAL\_THROTTLING, 170
- PCH\_TRACE\_HUB\_CONFIG, 171
- PCH\_USB20\_PORT\_CONFIG, 171
  - OverCurrentPin, 172
- PCH\_USB30\_PORT\_CONFIG, 172
  - OverCurrentPin, 173
- PCH\_USB\_CONFIG, 173
  - DisableComplianceMode, 174
  - PortUsb20, 174
  - UsbPrecondition, 174
- PCH\_USB\_PORT\_LOCATION
  - PchPolicyCommon.h, 220
- PCH\_WAKE\_CONFIG, 175
  - Gp27WakeFromDeepSx, 175
  - PmeB0S5Dis, 175
- PCH\_WDT\_CONFIG, 176
- PCH\_XDCI\_CONFIG, 176
  - Enable, 177
- PCH\_XHCI\_SSIC\_PORT, 177
- PER\_LANE\_EPARAM\_LINK\_INFO, 177
- PI\_ENCODE\_ERROR
  - PiMultiPhase.h, 224
- PI\_ENCODE\_WARNING
  - PiMultiPhase.h, 224
- PPR\_ADDR, 178
- PPR\_ADDR\_MRC\_SETUP, 178
- PROTECTED\_RANGE, 179
- PSMI\_POLICY\_DATA\_HOB, 179
- PanicWm
  - memSetup, 118
- partialMirrorUEFI
  - memSetup, 119
- partialMirrorpercent
  - memSetup, 118
- partialMirrorsad0
  - memSetup, 119
- partialMirrorsts
  - memSetup, 119
- patrolScrubAddrMode
  - memSetup, 119
- PchCrossThrottling
  - THERMAL\_THROTTLE\_LEVELS, 186
- PchHdaloBufOwnerHdaLink
  - PchPolicyCommon.h, 219
- PchHdaloBufOwnerHdaLinkI2sPort
  - PchPolicyCommon.h, 219
- PchHdaloBufOwnerI2sPort
  - PchPolicyCommon.h, 219
- PchHotLevel
  - PCH\_THERMAL\_CONFIG, 170
- PchNoInt
  - PchPolicyCommon.h, 220
- PchPcieEqDefault
  - PchPolicyCommon.h, 220
- PchPcieEqHardware
  - PchPolicyCommon.h, 220
- PchPcieEqSoftware
  - PchPolicyCommon.h, 220
- PchPcieEqStaticCoeff
  - PchPolicyCommon.h, 220
- PchPciePIISsc
  - FSPM\_CONFIG, 82
- PchPolicyCommon.h, 216
  - PCH\_HDAUDIO\_IO\_BUFFER\_OWNERSHIP, 219
  - PCH\_INT\_PIN, 219
  - PCH\_PCIE\_EQ\_METHOD, 220
  - PCH\_RESERVED\_PAGE\_ROUTE, 220
  - PCH\_SLP\_S4\_MIN\_ASSERT, 220
  - PCH\_USB\_PORT\_LOCATION, 220
  - PchHdaloBufOwnerHdaLink, 219
  - PchHdaloBufOwnerHdaLinkI2sPort, 219
  - PchHdaloBufOwnerI2sPort, 219
  - PchNoInt, 220
  - PchPcieEqDefault, 220
  - PchPcieEqHardware, 220
  - PchPcieEqSoftware, 220
  - PchPcieEqStaticCoeff, 220
  - PchReservedPageToLpc, 220
  - PchReservedPageToPcie, 220
  - PchSlpS4PchTime, 220
- PchPwrCycDur
  - PCH\_PM\_CONFIG, 157
- PchReservedPageToLpc
  - PchPolicyCommon.h, 220
- PchReservedPageToPcie
  - PchPolicyCommon.h, 220
- PchSirqMode
  - FSPM\_CONFIG, 82
- PchSlpS4PchTime
  - PchPolicyCommon.h, 220
- PciClockRun
  - PCH\_PM\_CONFIG, 157
- PcieCommonClock
  - FSPM\_CONFIG, 82
- PciePIISsc
  - PCH\_PM\_CONFIG, 158
- PcieSpeed
  - PCH\_PCIE\_ROOT\_PORT\_CONFIG, 155
- PdaModeX16
  - memSetup, 119
- PeriodicRcomp



- memSetup, 120
- PeriodicRcompInterval
  - memSetup, 120
- PhysicalStart
  - EFI\_MMRAM\_DESCRIPTOR, 70
- PiHob.h, 220
- PiMultiPhase.h, 222
  - DXE\_ERROR, 223
  - EFI\_AP\_PROCEDURE, 224
  - EFI\_AP\_PROCEDURE2, 224
  - EFI\_AUTH\_STATUS\_PLATFORM\_OVERRIDE, 223
  - PI\_ENCODE\_ERROR, 224
  - PI\_ENCODE\_WARNING, 224
- PkgcSrefEn
  - memSetup, 120
- PmcReadDisable
  - PCH\_PM\_CONFIG, 158
- PmeB0S5Dis
  - PCH\_WAKE\_CONFIG, 175
- PmsyncEnable
  - TS\_GPIO\_PIN\_SETTING, 187
- PortUsb20
  - PCH\_USB\_CONFIG, 174
- PowerResetStatusClear
  - PCH\_PM\_CONFIG, 158
- PpdEn
  - memSetup, 120
- pprAddrSetup
  - memSetup, 120
- pprType
  - memSetup, 121
- PsfUnlock
  - PCH\_P2SB\_CONFIG, 147
- PsmiPolicyHob.h, 225
- PwrBtnOverridePeriod
  - PCH\_PM\_CONFIG, 158
- RAS\_IMC\_S3\_DATA\_PPI\_GET\_IMC\_S3\_RAS\_DATA
  - RasImcS3Data.h, 226
- RAS\_RC\_POLICY\_PPI, 180
  - CrashLogClear, 181
  - CrashLogReArm, 181
- RETURN\_ADDRESS
  - Base.h, 199
- RETURN\_BUFFER\_TOO\_SMALL
  - Base.h, 199
- RETURN\_ERROR
  - Base.h, 199
- RETURNS\_TWICE
  - Base.h, 200
- RasImcS3Data.h, 225
  - RAS\_IMC\_S3\_DATA\_PPI\_GET\_IMC\_S3\_RAS\_DATA, 226
- RasRcPolicyPpi.h, 226
- readPreamble
  - memSetup, 121
- RegionState
  - EFI\_MMRAM\_DESCRIPTOR, 70
- Revision
  - \_PCH\_POLICY, 38
  - \_UPI\_POLICY\_PPI, 44
- RpFunctionSwap
  - PCH\_PCIE\_CONFIG, 150
- RstPcieStoragePort
  - PCH\_RST\_PCIE\_STORAGE\_CONFIG, 161
- RsvdBits0
  - PCH\_PM\_CONFIG, 158
- RsvdBits2
  - PCH\_HSIO\_PCIE\_LANE\_CONFIG, 137
- RsvdBits3
  - PCH\_HSIO\_PCIE\_LANE\_CONFIG, 137
- RtcLock
  - PCH\_LOCK\_DOWN\_CONFIG, 144
- RxDfeEn
  - memSetup, 121
- SATA\_THERMAL\_THROTTLE, 181
- SECURITY\_POLICY, 182
  - SgxDebugMode, 183
  - SgxSinitDataFromTpm, 183
  - SgxSinitNvsData, 183
- SIGNATURE\_16
  - Base.h, 200
- SIGNATURE\_32
  - Base.h, 200
- SIGNATURE\_64
  - Base.h, 200
- STATIC\_ASSERT
  - Base.h, 201
- SataConfig
  - \_PCH\_POLICY, 43
- SataMode
  - PCH\_SATA\_CONFIG, 162
- SbiUnlock
  - PCH\_P2SB\_CONFIG, 147
- SecurityPolicy.h, 227
- serialDebugMsgLvl
  - commonSetup, 47
- SerialUartDebugEnable
  - FSPM\_CONFIG, 82
- SerialUartDebugBase
  - FSPM\_CONFIG, 82
- setSecureEraseAllDIMMs
  - memSetup, 121
- setSecureEraseSktCh
  - memSetup, 122
- SgxDebugMode
  - SECURITY\_POLICY, 183
- SgxSinitDataFromTpm
  - SECURITY\_POLICY, 183
- SgxSinitNvsData
  - SECURITY\_POLICY, 183
- ShowSpiController
  - PCH\_SPI\_CONFIG, 168
- SlotImplemented
  - PCH\_PCIE\_ROOT\_PORT\_CONFIG, 155
- SlpLanLowDc



- PCH\_PM\_CONFIG, 158
  - SlpS0Enable
    - PCH\_PM\_CONFIG, 158
  - smartTestKey
    - memSetup, 122
  - SnoopAllCores
    - FSPM\_CONFIG, 82
  - SnoopThrottleConfig
    - FSPM\_CONFIG, 82
  - SocketConfig
    - commonSetup, 48
  - spareErrTh
    - memSetup, 122
  - SpdPrintEn
    - memSetup, 122
  - SpdPrintLength
    - memSetup, 122
  - SpdSmbSpeed
    - memSetup, 123
  - SpiEiss
    - PCH\_LOCK\_DOWN\_CONFIG, 144
  - SplitLock
    - FSPM\_CONFIG, 83
    - KTI\_HOST\_IN, 95
  - SrefProgramming
    - memSetup, 123
  - StaleAtoSOptEn
    - FSPM\_CONFIG, 83
  - SubSystemVendorId
    - PCH\_GENERAL\_CONFIG, 132
  - sysSetup, 184
    - WFRWAEEnable, 185
  - THERMAL\_THROTTLE\_LEVELS, 185
    - PchCrossThrottling, 186
    - TTLock, 186
    - TTState13Enable, 186
  - TRACE\_INFO, 186
  - TRUE
    - Base.h, 201
  - TS\_GPIO\_PIN\_SETTING, 187
    - PmsyncEnable, 187
  - TTLock
    - THERMAL\_THROTTLE\_LEVELS, 186
  - TTState13Enable
    - THERMAL\_THROTTLE\_LEVELS, 186
  - TcoLock
    - PCH\_LOCK\_DOWN\_CONFIG, 144
  - TempMemBaseAddr
    - \_PCH\_POLICY, 43
  - TempPciBusMin
    - \_PCH\_POLICY, 43
  - TempRefreshOption
    - memSetup, 123
  - ThermalDeviceEnable
    - FSPM\_CONFIG, 83
    - PCH\_THERMAL\_CONFIG, 170
  - ThermalThrottling
    - PCH\_THERMAL\_CONFIG, 170
  - thermalThrottlingOptions
    - memSetup, 123
  - ThrottlingMidOnTempLo
    - memSetup, 123
  - TorThresLoctoremEmpty
    - FSPM\_CONFIG, 83
  - TorThresLoctoremNorm
    - FSPM\_CONFIG, 83
  - TrainingCompOptions
    - memSetup, 124
  - trainingResultOffsetFunctionEnable
    - memSetup, 124
  - TsGpioPinSetting
    - PCH\_MEMORY\_THROTTLING, 146
  - TscSyncEn
    - FSPM\_CONFIG, 83
  - TxRiseFallSlewRate
    - memSetup, 124
  - UNREACHABLE
    - Base.h, 201
  - UefiBaseType.h, 228
    - EFI\_IPv4\_ADDRESS, 231
    - EFI\_IPv6\_ADDRESS, 231
    - EFI\_PAGES\_TO\_SIZE, 230
    - EFI\_SIZE\_TO\_PAGES, 230
  - UmaClustering
    - FSPM\_CONFIG, 83
  - UpiPolicyPpi.h, 231
  - UsbPrecondition
    - PCH\_USB\_CONFIG, 174
  - UseSmbusForMrwEarly
    - memSetup, 124
  - VA\_ARG
    - Base.h, 201
  - VA\_COPY
    - Base.h, 202
  - VA\_END
    - Base.h, 202
  - VA\_LIST
    - Base.h, 203
  - VA\_START
    - Base.h, 202
  - Version
    - EFI\_HOB\_HANDOFF\_INFO\_TABLE, 60
  - VirtualNumaEnable
    - memSetup, 124
  - volMemMode
    - memSetup, 125
  - WFRWAEEnable
    - sysSetup, 185
  - WaitTimeForPSBP
    - FSPM\_CONFIG, 84
  - writePreamble
    - memSetup, 125
  - XptPrefetchEn
-

FSPM\_CONFIG, [84](#)

ZpOdd

PCH\_SATA\_PORT\_CONFIG, [164](#)

---